APPENDICES

T

APPENDIX A

ABBREVIATIONS FOR BASIC KEYWORDS

As a time-saver when typing in programs and commands, Commodore 64 BASIC allows the user to abbreviate most keywords. The abbreviation for PRINT is a question mark. The abbreviations for other words are made by typing the first one or two letters of the word, followed by the SHIFTed next letter of the word. If the abbreviations are used in a program line, the keyword will LIST in the full form.

Com- mand	Abbrevi- ation	Looks like this on screen	Com- mand	Abbrevi- ation	Looks like this on screen
ABS	A SHIFT B	A	END	E SHIFT N	E 🖉
AND	A SHIFT N	A	EXP	E SHIFT X	E 📥
ASC	A SHIFT S	A	FN	NONE	FN
ATN	A SHIFT T	A 🔲	FOR	F SHIFT O	F
CHR\$	C SHIFT H	c 🔲	FRE	F SHIFT R	F
CLOSE	CL SHIFT O	CL	GET	G SHIFT E	c 🗖
CLR	C SHIFT L	c 🔲	GET#	NONE	GET#
CMD	C SHIFT M	c 🔽	GOSUB	GO SHIFT S	GO
CONT	C SHIFT O	c 🗌	GOTO	G SHIFT O	G
cos	NONE	cos	IF	NONE	IF
DATA	D SHIFT A		INPUT	NONE	INPUT
DEF	D SHIFT E		INPUT#	SHIFT N	
DIM	D SHIFT I	D	INT	NONE	INT

374 APPENDIX A

Com- mand	Abbrevi- ation	Looks like this on screen	Com- mand	Abbrevi- ation	Looks like this on screen
LEFT\$	LE SHIFT F		RIGHTS	R SHIFT I	R
LEN	NONE	LEN	RND	R SHIFT N	R
LET	L SHIFT E	L 🗖	RUN	R SHIFT U	R
LIST	L SHIFT		SAVE	S SHIFT A	s ♠
LOAD	L SHIFT O	L 🗌	SGN	S SHIFT G	s 🔲
LOG	NONE	LOG	SIN	S SHIFT	s
MID\$	M SHIFT	MD	SPC(S SHIFT P	S
NEW	NONE	NEW	SQR	S SHIFT Q	s 🂽
NEXT	N SHIFT E	N	STATUS	ST	ST
NOT	N SHIFT O	N	STEP	ST SHIFT E	ST
ON	NONE	ON	STOP	S SHIFT T	5
OPEN	O SHIFT P	•	STR\$	ST SHIFT R	ST
OR	NONE	OR	SYS	S SHIFT Y	s 🔲
PEEK	P SHIFT E	P	TAB(T SHIFT A	т 📤
POKE	P. SHIFT O	Р 🔲	TAN	NONE	TAN
POS	NONE	POS	THEN	T SHIFT H	т
PRINT	?	?	TIME	ті	ті
PRINT#	P SHIFT R	P	TIME\$	TI\$	⊺I\$
READ	R SHIFT E	R	USR	U SHIFT S	υ 🖤
REM	NONE	REM	VAL	V SHIFT A	v 🏟
RESTORE	RE SHIFT S	RE 🖤	VERIFY	V. SHIFT E	v 🗖
RETURN	RE SHIFT T	RE	WAIT	W SHIFT A	w
		1			

1

.

APPENDIX B

SCREEN DISPLAY CODES

The following chart lists all of the characters built into the Commodore 64 character sets. It shows which numbers should be POKEd into screen memory (locations 1024-2023) to get a desired character. Also shown is which character corresponds to a number PEEKed from the screen.

Two character sets are available, but only one set at a time. This means that you cannot have characters from one set on the screen at the same time you have characters from the other set displayed. The sets are switched by holding down the SHIFT and CS keys simultaneously.

From BASIC, POKE 53272,21 will switch to upper case mode and POKE 53272,23 switches to lower case.

Any number on the chart may also be displayed in REVERSE. The reverse character code may be obtained by adding 128 to the values shown.

If you want to display a solid circle at location 1504, POKE the code for the circle (81) into location 1504: POKE 1504,81.

There is a corresponding memory location to control the color of each character displayed on the screen (locations 55296-56295). To change the color of the circle to yellow (color code 7) you would POKE the corresponding memory location (55776) with the character color: POKE 55776,7.

Refer to Appendix D for the complete screen and color memory maps, along with color codes.

NOTE: The following POKEs display the same symbol in set 1 and 2: 1, 27-64, 91-93, 96-104, 106-121, 123-127.

SCREEN CODES

SET 1	SET 2	POKE	SET 1	SET 2	POKE	SET 1	SET 2	POKE
@		0	С	с	3	F	f	6
Α	а	1	D	d	4	G	g	7
в	b	2	E	е	5	н	h	8

376 APPENDIX B

SET 1	SET 2	POKE	SET 1	SET 2	POKE	SET 1	SET 2	POKE
1	i.	9	%		37	•	A	65
J	j	10	&		38	Π	в	66
к	k	11	,		39		С	67
L	1	12	(40		D	68
М	m	13)		41		Е	69
Ν	n	14	•		42		F	70
0	0	15	+		43		G	71
Ρ	р	16			44		н	72
Q	q	17	-		45	5	1	73
R	r	18			46	Δ	J	74
s	S	19	1		47	P	к	75
т	t	20	0		48		L	76
U	u	21	1		49		М	77
v	v	22	2		50		N	78
w	w	23	3		51		0	79
х	×	24	4		52		Ρ	80
Y	У	25	5		53		Q	81
z	z	26	6		54		R	82
[27	7		55	¥	S	83
£		28	8		56		т	84
]		29	9		57		U	85
î		30	:		58	X	V	86
←		31	;		59	Q	W	87
SPAC	E	32	<		60	*	х	88
!		33			61		Y	89
41		34	>		62		z	90
#		35	?		63			91
\$		36			64			92

APPENDIX B 377

.

SET 1	SET 2	POKE	SET 1	SET 2	POKE	SET 1	BET 2	POKE
		93			105			117
T	*	94			106			118
		95	Œ		107			119
SPAC	E	96			108			120
		97			109			121
		98	6		110		\checkmark	122
		99			111			123
		100			112			124
		101			113	P		125
		102			114			126
		103	Ð		115			127
200		104			116			

Codes from 128-255 are reversed images of codes 0-127.

378 APPENDIX B

APPENDIX C

_

~

ASCII AND CHR\$ CODES

This appendix shows you what characters will appear if you PRINT CHR(X), for all possible values of X. It will also show the values obtained by typing PRINT ASC("x"), where x is any character you can type. This is useful in evaluating the character received in a GET statement, converting upper/lower case, and printing character based commands (like switch to upper/lower case) that could not be enclosed in quotes.

PRINTS	CHR\$	PRINTS	CHR\$	PRINTS	CHR\$	PRINTS	CHRS
	0	CRSH	17		34	3	51
	1	RUS	18	#	35	4	52
	2	CLH	19	\$	36	5	53
	з	DEL	20	%	37	6	54
	4		21	&	38	7	55
WHI	5		22		39	8	56
	6		23	(40	9	57
	7		24)	41	:	58
DISABLES SHIF	1 🧲 8		25	*	42	;	59
ENABLES SHIF	9		26	+	43	<	60
	10		27	· • • •	44	-	61
	11	RED	28	-	45	>	62
	12	CRSF	29		46	?	63
RETURN	13	GRN	30	1	47	@	64
SWITCH TO	E 14	BLU	31	0	48	А	65
	15	SPACE	32	1	49	в	66
	16	!	33	2	50	С	67

APPENDIX C 379

L

PRINTS	CHRS	PRINTS	CHR\$	PRINTS	CHRS	PRINTS	CHR\$
D	68	•	97	Ē	126	Grey 3	155
E	69		98		127	PUR	156
F	70		99		128	CHSR	157
G	71		100	Orange	129	YEI	158
н	72		101		130	CYN	159
1	73		102		131	SPACE	160
J	74		103		132		161
к	75		104	f1	133		162
L	76	5	105	f3	134		163
м	77		106	f5	135		164
N	78	D	107	f7	136		165
0	79		108	f2	137		166
Р	80		109	f4	138		167
Q	81		110	f6	139	555	168
R	82		111	f8	140		169
S	83		112	SHIFT RETUR	141		170
т	84		113	SWITCH TO UPPER CASE	142	B	171
U	85		114		143		172
v	86	V	115	ВЦК	144		173
W	87		116	CASA	145	F	174
х	88		117	RUS OFF	146	Distantiant.	175
Y	89	\times	118	CL F HCME	147	Г	176
z	90	Q	119	INS I DEL	148	-	177
[91	*	120	Brown	149	H	178
£	92		121	Lt. Red	150	Ð	179
]	93	•	122	Grey 1	151		180
ſ	94		123	Grey 2	152		181
+	95	35	124	L1. Green	153		182
	96		125	Lt. Blue	154		183

PRINTS	CHR\$	PRINTS	CHR\$	PRINTS	CHR\$	PRINTS	CHRS
	184 185		186 187		188 189		190 191
CODES CODES CODE	1	92-223 24-254 255		SAME AS		96-127 160-190 126	

SCREEN AND COLOR MEMORY MAPS

The following charts list which memory locations control placing characters on the screen, and the locations used to change individual character colors, as well as showing character color codes.



SCREEN MEMORY MAP

382 APPENDIX D

The actual values to POKE into a color memory location to change a character's color are:

ø	BLACK	8	ORANGE
1	WHITE	9	BROWN
2	RED	1Ø	Light RED
3	CYAN	11	GRAY 1
4	PURPLE	12	GRAY 2
5	GREEN	13	Light GREEN
6	BLUE	14	Light BLUE
7	YELLOW	15	GRAY 3

For example, to change the color of a character located at the upper left-hand corner of the screen to red, type: POKE 55296,2.





APPENDIX E

MUSIC NOTE VALUES

This appendix contains a complete list of Note#, actual note, and the values to be POKEd into the HI FREQ and LOW FREQ registers of the sound chip to produce the indicated note.

MUSIC	AL NOTE	OSCILLATOR FREQ				
NOTE	OCTAVE	DECIMAL	HI	LOW		
0	C-0	268	1	12		
1	C#-0	284	1	28		
2	D-0	301	1	45		
3	D#-0	318	1	62		
4	E-O	337	1	81		
5	F-0	358	1	102		
6	F#_0	379	1	123		
7	G-0	401	1	145		
8	G#-0	425	1	169		
9	A0	451	1	195		
10	A#-0	477	1	221		
11	B-0	506	1	250		
16	C-1	536	2	24		
17	C#-1	568	2	56		
18	D-1	602	2	90		
19	D#-1	637	2	125		
20	E-1	675	2	163		
21	F-1	716	2	204		
22	F#-1	758	2	246		
23	G-1	803	3	35		
24	G#-1	851	3	83		
25	A-1	902	3	134		
26	A#-1	955	3	187		
27	B-1	1012	3	244		
32	C-2	1072	4	48		

384 APPENDIX E

MUSICAL NOTE		OSCILLATOR FREQ				
NOTE	OCTAVE	DECIMAL	HI	LOW		
33	C#-2	1136	4	112		
34	D-2	1204	4	180		
35	D#-2	1275	4	251		
36	E-2	1351	5	71		
37	F-2	1432	5	152		
38	F#-2	1517	5	237		
39	G-2	1607	6	71		
40	G#-2	1703	6	167		
41	A-2	1804	7	12		
42	A#-2	1911	7	119		
43	B-2	2025	7	233		
48	C-3	2145	8	97		
49	C#-3	2273	8	225		
50	D-3	2408	9	104		
51	D#-3	2551	9	247		
52	E-3	2703	10	143		
53	F-3	2864	11	48		
54	F#-3	3034	11	218		
55	G-3	3215	12	143		
56	G#-3	3406	13	78		
57	A-3	3608	14	24		
58	A#-3	3823	14	239		
59	B-3	4050	15	210		
64	C-4	4291	16	195		
65	C#-4	4547	17	195		
66	D-4	4817	18	209		
67	D#-4	5103	19	239		
68	E-4	5407	21	31		
69	F-4	5728	22	96		
70	F#-4	6069	23	181		
71	G-4	6430	25	30		
72	G#-4	6812	26	156		
73	A-4	7217	28	49		
74	A#-4	7647	29	223		
75	B-4	8101	31	165		
80	C-5	8583	33	135		
81	C#-5	9094	35	134		

APPENDIX E 385

MUSIC	AL NOTE	OSCILLATOR FREQ				
NOTE	OCTAVE	DECIMAL	HI	LOW		
82	D-5	9634	37	162		
83	D#-5	10207	39	223		
84	E-5	10814	42	62		
85	F-5	11457	44	193		
86	F#-5	12139	47	107		
87	G-5	12860	50	60		
88	G#-5	13625	53	57		
89	A-5	14435	56	99		
90	A# 5	15294	59	190		
91	B-5	16203	63	75		
96	C-6	17167	67	15		
97	C#-6	18188	71	12		
98	D-6	19269	75	69		
99	D#-6	20415	79	191		
100	E-6	21629	84	125		
101	F-6	22915	89	131		
102	F#-6	24278	94	214		
103	G-6	25721	100	121		
104	G#-6	27251	106	115		
105	A-6	28871	112	199		
106	A#-6	30588	119	124		
107	B-6	32407	126	151		
112	C-7	34334	134	30		
113	C#-7	36376	142	24		
114	D-7	38539	150	139		
115	D#-7	40830	159	126		
116	E-7	43258	168	250		
117	F-7	45830	179	6		
118	F# 7	48556	189	172		
119	G-7	51443	200	243		
120	G#-7	54502	212	230		
121	A-7	57743	225	143		
122	A#-7	61176	238	248		
123	B-7	64814	253	46		

FILTER SETTINGS

Location	Contents
54293	Low cutoff frequency (0-7)
54294	High cutoff frequency (0-255)
54295	Resonance (bits 4–7)
	Filter voice 3 (bit 2)
	Filter voice 2 (bit 1)
	Filter voice 1 (bit 0)
54296	High pass (bit 6)
	Bandpass (bit 5)
	Low pass (bit 4)
	Volume (bits 0-3)

APPENDIX E 387

APPENDIX F

BIBLIOGRAPHY

Addison-Wesley	"BASIC and the Personal Computer", Dwyer and Critchfield
Compute	"Compute's First Book of PET/CBM"
Cowbay Computing	"Feed Me, I'm Your PET Computer", Carol Al- exander
	"Looking Good with Your PET", Carol Alexan- der
	"Teacher's PET—Plans, Quizzes, and An- swers"
Creative Computing	"Getting Acquainted With Your VIC 20", T. Hartnell
Dilithium Press	"BASIC Basic-English Dictionary for the PET", Larry Noonan
	"PET BASIC", Tom Rugg and Phil Feldman
Faulk Baker Associates	"MOS Programming Manual", MOS Technol- ogy
Hayden Book Co.	"BASIC From the Ground Up", David E. Simon
	"I Speck BASIC to My PET", Aubrey Jones, Jr.
	"Library of PET Subroutines", Nick Hampshire
	"PET Graphics", Nick Hampshire
	"BASIC Conversions Handbook, Apple, TRS- 80, and PET", David A. Brain, Phillip R. Oviatt, Paul J. Paquin, and Chandler P. Stone

Howard W. Sams

"The Howard W. Sams Crash Course in Microcomputers", Louis E. Frenzel, Jr.

"Mostly BASIC: Applications for Your PET", Howard Berenbon

"PET Interfacing", James M. Downey and Steven M. Rogers

"VIC 20 Programmer's Reference Guide", A. Finkel, P. Higginbottom, N. Harris, and M. Tomczyk

Little, Brown & Co.

Osborne/McGraw-Hill

McGraw-Hill

"Computer Games for Businesses, Schools, and Homes", J. Victor Nagigian, and William S. Hodges

"The Computer Tutor: Learning Activities for Homes and Schools", Gary W. Orwig, University of Central Florida, and William S. Hodges

"Hands-On BASIC With a PET", Herbert D. Peckman

"Home and Office Use of VisiCalc", D. Castlewitz, and L. Chisauki

"PET/CBM Personal Computer Guide", Carroll S. Donahue

"PET Fun and Games", R. Jeffries and G. Fisher

"PET and the IEEE", A. Osborne and C. Donahue

"Some Common BASIC Programs for the PET", L. Poole, M. Borchers, and C. Donahue

"Osborne CP/M User Guide", Thom Hogan

"CBM Professional Computer Guide"

"The PET Personal Guide"

"The 8086 Book", Russell Rector and George Alexy

"Beginning Self-Teaching Computer Lessons"

P. C. Publications

APPENDIX F 389

Prentice-Hall	"The PET Personal Computer for Beginners", S. Dunn and V. Morgan
Reston Publishing Co.	"PET and the IEEE 488 Bus (GPIB)", Eugene Fisher and C. W. Jensen
	"PET BASIC—Training Your PET Computer", Ramon Zamora, Wm. F. Carrie, and B. Allbrecht
	"PET Games and Recreation", M. Ogelsby, L. Lindsey, and D. Kunkin
	"PET BASIC", Richard Huskell
	"VIC Games and Recreation"
Telmas Courseware Ratings	"BASIC and the Personal Computer", T. A. Dwyer, and M. Critchfield
Total Information Ser- vices	"Understanding Your PET/CBM, Vol. 1, BASIC Programming"
	"Understanding Your VIC", David Schultz

Commodore Magazines provide you with the most up-to-date information for your Commodore 64. Two of the most popular publications that you should seriously consider subscribing to are:

COMMODORE—The Microcomputer Magazine is published bi-monthly and is available by subscription (\$15.00 per year, U.S., and \$25.00 per year, worldwide).

POWER/PLAY—The Home Computer Magazine is published quarterly and is available by subscription (\$10.00 per year, U.S., and \$15.00 per year worldwide).

390 APPENDIX F

APPENDIX G

VIC CHIP REGISTER MAP

Dec	# Hex	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DBO	
0	0	SDX7							SOXO	SPRITE O X Component
1	1	SOY7							SOYO	SPRITE D Y Component
2	2	S1X7							S1XC	SPRITE 1 X
3	3	S1 Y7							\$1Y0	SPRITE 1 Y
4	4	S2X7							S2X0	SPRITE 2 X
5	5	S2Y7							\$2Y0	SPRITE 2 Y
6	Ó	53X7							\$3X0	SPRITE 3 X
7	7	53Y7							\$3YO	SPRITE 3 Y
8	8	S4X7							\$4X0	SPRITE 4 X
9	9	54Y7							\$4Y0	SPRITE 4 Y
10	А	\$5X7							\$5XO	SPRITE 5 X
11	в	\$5Y7							\$5Y0	SPRITE 5 Y
12	с	S6X7							\$6X0	SPRITE 6 X
13	D	S6Y7							\$6YO	SPRITE 6 Y
14	E	S7X7							\$7X0	SPRITE 7 X Component
15	F	S7Y7							57Y0	SPRITE 7 Y Component
16	10	\$7X8	S6X8	\$5X8	S4X8	\$3X8	S2X8	S1X8	50X8	MSB of X COORD
17	11	RC8	ECM.	вмм	BLNK	RSEL	YSCL2	YSCL1	YSCLO	Y SCROLL MODE
18	12	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RCO	RASTER
19	13	LPX7							LPX0	LIGHT PEN X
20	14	LPY7							LPY0	LIGHT PEN Y

5324B (\$D000) Starting (Base) Address

APPENDIX G 391

Register	# Hex	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DBO	
21	15	SE7							SE0	SPRITE ENABLE (ON/OFF)
22	16	N.C.	N.C.	RST	MCM	CSEL	XSCL2	XSCLI	XSCLO	X SCROLL MODE
23	17	SEXY7							SEXY0	SPRITE EXPAND Y
24	18	VS13	V\$12	VS11	V\$10	CB13	CB12	CB11	N.C.	SCREEN and Character Memory Base Address
25	19	IRQ	N.C.	N.C.	N.C.	LPIRQ	ISSC	ISBC	RIRQ	Interrupt Request's
26	1A	N.C.	N.C.	N.C.	N.C.	MLPI	MISSC	MISBC	MRIRQ	Interrupt Request MASKS
27	1B	BSP7							BSP0	Background- Sprite PRIORITY
28	1C	SCM7							SCMO	MULTICOLOR SPRITE SELECT
29	1D	SEXX7							SEXX0	SPRITE EXPAND X
30	16	SSC7							SSC0	Sprite-Sprite COLLISION
31	1 F	SBC7							SBC0	Sprite- Background COLLISION

Register # Dec Hex	Color
32 20	BORDER COLOR
33 21	BACKGROUND COLOR 0
34 22	BACKGROUND COLCR 1
35 23	BACKGROUND COLOR 2
36 24	EACKGROUND COLOR 3
37 25	SPRITE MULTICOLOR 0
38 26	SPRITE MULTICCLOR 1

-

-

-

_

Registe Dec	er# Hex	Color
39	27	SPRITE 0 COLOR
40	28	SPRITE 1 COLOR
41	29	SPRITE 2 COLOR
42	2A	SPRITE 3 COLOR
43	2B	SPRITE 4 COLOF
44	2C	SPRITE 5 COLOR
45	2D	SPRITE 6 COLCR
46	2E	SPRITE 7 COLCR

COLOR CODES

Dec	Hex	Color	Dec	Hex	Color
0	0	BLACK	8	8	ORANGE
1	1	WHITE	9	9	BROWN
2	2	RED	10	A	LT RED
3	3	CYAN	11	в	GRAY 1
4	4	PURPLE	12	с	GRAY 2
5	5	GREEN	13	D	LT GREEN
3	6	BLUE	14	E	LT BLUE
7	7	YELLOW	15	F	GRAY 3

LEGEND:

ONLY COLORS 0-7 MAY BE USED IN MULTICOLOR CHARACTER MODE

APPENDIX G 393

DERIVING MATHEMATICAL FUNCTIONS

Functions that are not intrinsic to Commodore 64 BASIC may be calculated as follows:

FUNCTION	BASIC EQUIVALENT				
SECANT	SEC(X) = 1/COS(X)				
COSECANT	CSC(X) = 1/SIN(X)				
COTANGENT	COT(X) = 1/TAN(X)				
INVERSE SINE	$ARCSIN(X) = ATN(X/SQR(-X^*X+1))$				
INVERSE COSINE	ARCCOS(X) = -ATN(X/SQR)				
	$(-X^*X + 1)) + \pi/2$				
INVERSE SECANT	$ARCSEC(X) = ATN(X/SQR(X^*X-1))$				
INVERSE COSECANT	$ARCCSC(X) = ATN(X/SQR(X^*X-1)) + (SGN(X) - 1^*\pi/2)$				
INVERSE COTANGENT	$ARCOT(X) = ATN(X) + \pi/2$				
HYPERBOLIC SINE	SINH(X) = (EXP(X) - EXP(-X))/2				
HYPERBOLIC COSINE	COSH(X) = (EXP(X) + EXP(-X))/2				
HYPERBOLIC TANGENT	$TANH(X) = EXP(-X)/(EXP(x) + EXP (-X))^{*}2 + 1$				
HYPERBOLIC SECANT	SECH(X) = 2/(EXP(X) + EXP(-X))				
HYPERBOLIC COSECANT	CSCH(X) = 2/(EXP(X) - EXP(-X))				
HYPERBOLIC COTANGENT	$COTH(X) = EXP(-X)/(EXP(X))$ $= EXP(-X))^{*}2 + 1$				
INVERSE HYPERBOLIC SINE	$ARCSINH(X) = LOG(X + SQR(X^*X + 1))$				
INVERSE HYPERBOLIC COSINE	$ARCCOSH(X) = LOG(X + SQR(X^*X - 1))$				
INVERSE HYPERBOLIC TANGENT	ARCTANH(X) = IOG((1+X)/(1-X))/2				
INVERSE HYPERBOLIC SECANT	$ARCSECH(X) = LOG((SQR))$ $(-X^*X+1)+1/X)$				
INVERSE HYPERBOLIC COSECANT	$ARCCSCH(X) = LOG((SGN(X)^*SQR))$ $(X^*X + 1/x)$				
INVERSE HYPERBOLIC COTAN- GENT	ARCCOTH(X)=LOG((X+1)/(X-1))/2				

APPENDIX I

PINOUTS FOR INPUT/OUTPUT DEVICES

This appendix is designed to show you what connections may be made to the Commodore 64.

1) Game I/O

1 . 1

- 2) Cartridge Slot
- 3) Audio/Video

- 4) Serial I/O (Disk/Printer)
- 5) Modulator Output
- 6) Cassette
- 7) User Port

Control	Control Port 1						
Pin	Туре	Note					
1	JOYAO						
2	JOYA1						
3	JOYA2						
4	JOYA3						
5	POT AY						
6	BUTTON AVLP						
7	+5V	MAX. 50mA					
8	GND						
9	POT AX						

C	1		2		3		4		5	
	0		0		0		0		0	
1		0		0		0		0		1
1		6		7		8		9		1

Pin	Type	Note
1	JOYB0	
2	JOYB1	
3	JOYB2	
4	JOYB3	
5	POT BY	
6	BUTTON B	
7	+5V	MAX. 50mA
8	GND	
9	POT BX	

APPENDIX I 395

Cartridge Expansion Slot

Pin	Туре
1	GND
2	+5V
3	+5V
4	IRQ
5	R/W
6	Dot Clock
7	1/0 1
8	GAME
9	EXROM
10	1/0 2
11	ROML
Pin	Туре
А	GND

ROMH

RESET

NM

\$ 02

A15

A14

A13

A12

A11

A10

Pin	Туре
12	BA
13	DMA
14	D7
15	D6
16	D5
17	D4
18	D3
19	D2
20	D1
21	DO
22	GND
Pin	Туре
N	A9
Р	A8
R	A7
S	A6
т	A5
U	A1
V	A3
w	A2
V	A1
~	
Ŷ	AD

22 21 20 1918 17 15 15 14 13 12 11 10 9 8 7 5 5 4 3 2 1

ZYXWVUTSRPNMLKJHFEDCBA

Audio/Video

В

C

Ε

F

н

J

κ

L

м

Pin	Туре	Note
1	LUMINANCE	
2	GND	
3	AUDIO OUT	
4	VIDEO OUT	
5	AUDIO IN	

Serial I/O

Pin	Туре
1	SERIAL SRQIN
2	GND
з	SERIAL ATN IN/OUT
4	SERIAL CLK IN/OUT
5	SERIAL DATA IN/OUT
6	RESET





Cassette

Pin	Туре			
A-1	GND			
B-2	+ 5V			
C-3	CASSETTE MOTOR			
D-4	CASSETTE READ			
E-5	CASSETTE WRITE			
F-6	CASSETTE SENSE			



User I/O

()

((

Pin	Туре	Note
1	GND	
2	+5V	MAX. 100 mA
3	RESET	
4	CNT1	
5	SP1	
6	CNT2	
7	SP2	
8	PC2	
9	SER. ATN IN	
10	9 VAC	MAX. 100 mA
11	9 VAC	MAX. 100 mA
12	CND	

Pin	Туре	Note
A	GND	
В	FLAG2	
С	PB0	
D	PB1	
E	PB2	
F	PB3	
н	PB4	
J	PB5	
ĸ	P36	
L	P37	
M	PA2	
N	GND	

1 2 3 4 5 6 7 8 9 10 11 12 A B C D E F H J K L M N

APPENDIX I 397

APPENDIX J

CONVERTING STANDARD BASIC PROGRAMS TO COMMODORE 64 BASIC

If you have programs written in a BASIC other than Commodore BASIC, some minor adjustments may be necessary before running them on the Commodore-64. We've included some hints to make the conversion easier.

String Dimensions

Delete all statements that are used to declare the length of strings. A statement such as DIM A(I,J), which dimensions a string array for J elements of length 1, should be converted to the Commodore BASIC statement DIM A(J).

Some BASICs use a comma or an ampersand for string concatenation. Each of these must be changed to a plus sign, which is the Commodore BASIC operator for string concatenation.

In Commodore 64 BASIC, the MID\$, RIGHT\$, and LEFT\$ functions are used to take substrings of strings. Forms such as A(I) to access the Ith character in A\$, or A\$(I,J) to take a substring of A\$ from position I to J, must be changed as follows:

Other BASIC	Commodore 64 BASIC
A\$(I) = X\$	A\$ = LEFT\$(A\$,I-1)+X\$+MID\$(A\$,I+1)
A\$(I,J) = X\$	A\$ = LEFT\$(A\$, I-1) + X\$ + MID\$(A\$, J+1)

Multiple Assignments

To set B and C equal to zero, some BASICs allow statements of the form:

10 LET B=C=Ø

398 APPENDIX J

Commodore 64 BASIC would interpret the second equal sign as a logical operator and set B = -1 if C = 0. Instead, convert this statement to:

 $1\emptyset C = \emptyset : B = \emptyset$

Multiple Statements

Some BASICs use a backslash (\setminus) to separate multiple statements on a line. With Commodore 64 BASIC, separate all statements by a colon (:).

MAT Functions

Programs using the MAT functions available on some BASICs must be rewritten using FOR. . .NEXT loops to execute properly.

APPENDIX K

ERROR MESSAGES

This appendix contains a complete list of the error messages generated by the Commodore-64, with a description of causes.

BAD DATA String data was received from an open file, but the program was expecting numeric data.

BAD SUBSCRIPT The program was trying to reference an element of an array whose number is outside of the range specified in the DIM statement.

BREAK Program execution was stopped because you hit the STOP key-

CAN'T CONTINUE The CONT command will not work, either because the program was never RUN, there has been an error, or a line has been edited.

DEVICE NOT PRESENT The required I/O device was not available for an OPEN, CLOSE, CMD, PRINT#, INPUT#, or GET#.

DIVISION BY ZERO Division by zero is a mathematical oddity and not allowed.

EXTRA IGNORED Too many items of data were typed in response to an INPUT statement. Only the first few items were accepted.

FILE NOT FOUND If you were looking for a file on tape, and END-OF-TAPE marker was found. If you were looking on disk, no file with that name exists.

FILE NOT OPEN The file specified in a CLOSE, CMD, PRINT#, INPUT#, or GET#, must first be OPENed.

FILE OPEN An attempt was made to open a file using the number of an already open file.

FORMULA TOO COMPLEX The string expression being evaluated should be split into at least two parts for the system to work with, or a formula has too many parentheses.

ILLEGAL DIRECT The INPUT statement can only be used within a program, and not in direct mode.

ILLEGAL QUANTITY A number used as the argument of a function or statement is out of the allowable range.

400 APPENDIX K

LOAD There is a problem with the program on tape.

NEXT WITHOUT FOR This is caused by either incorrectly nesting loops or having a variable name in a NEXT statement that doesn't correspond with one in a FOR statement.

NOT INPUT FILE An attempt was made to INPUT or GET data from a file which was specified to be for output only.

NOT OUTPUT FILE An attempt was made to PRINT data to a file which was specified as input only.

OUT OF DATA A READ statement was executed but there is no data left unREAD in a DATA statement.

OUT OF MEMORY There is no more RAM available for program or variables. This may also occur when too many FOR loops have been nested, or when there are too many GOSUBs in effect.

OVERFLOW The result of a computation is larger than the largest number allowed, which is 1.70141884E+38.

REDIM'D ARRAY An array may only be DIMensioned once. If an array variable is used befare that array is DIM'd, an automatic DIM operation is performed on that array setting the number of elements to ten, and any subsequent DIMs will cause this error.

REDO FROM START Character data was typed in during an INPUT statement when numeric data was expected. Just re-type the entry so that it is correct, and the program will continue by itself.

RETURN WITHOUT GOSUB A RETURN statement was encountered, and no GOSUB command has been issued.

STRING TOO LONG A string can contain up to 255 characters.

?SYNTAX ERROR A statement is unrecognizable by the Commodore 64. A missing or extra parenthesis, misspelled keywords, etc.

TYPE MISMATCH This error occurs when a number is used in place of a string, or vice-versa.

UNDEF'D FUNCTION A user defined function was referenced, but it has never been defined using the DEF FN statement.

UNDEF'D STATEMENT An attempt was made to GOTO or GOSUB or RUN a line number that doesn't exist.

VERIFY The program on tape or disk does not match the program currently in memory.

APPENDIX L

6510 MICROPROCESSOR CHIP SPECIFICATIONS

DESCRIPTION

The 6510 is a low-cost microcomputer system capable of solving a broad range of small-systems and peripheral-control problems at minimum cost to the user.

An 8-bit Bi-Directional I/O Port is located on-chip with the Output Register at Address 0000 and the Data-Direction Register at Address 0001. The I/O Port is bit-by-bit programmable.

The Three-State sixteen-bit Address Bus allows Direct Memory Accessing (DMA) and multiprocessor systems sharing a common memory.

The internal processor architecture is identical to the MOS Technology 6502 to provide software compatibility.

FEATURES OF THE 6510 . . .

- Eight-Bit Bi-Directional I/O Port
- Single +5-volt supply
- N-channel, silicon gate, depletion load technology
- Eight-bit parallel processing
- 56 Instructions
- Decimal and binary arithmetic
- Thirteen addressing modes
- True indexing capability
- Programmable stack pointer
- Variable length stack
- Interrupt capability
- Eight-Bit Bi-Directional Data Bus
- Addressable memory range of up to 65K bytes
- Direct memory access capability
- Bus compatible with M6800
- Pipeline architecture
- I-MHz and 2-MHz operation
- Use with any type or speed memory

402 APPENDIX L



1

APPENDIX L 403



6510 BLOCK DIAGRAM

404 APPENDIX L

6510 CHARACTERISTICS

MAXIMUM RATINGS

RATING	SYMBOL	VALUE	UNIT
SUPPLY VOLTAGE	Vcc	-0.3 to +7.0	V _{DC}
INPUT VOLTAGE	Vin	-0.3 to +7.0	VDC
OPERATING TEMPERATURE	TA	0 to +70	°C
STORAGE TEMPERATURE	TSTG	-55 to +150	°C

NOTE: This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

ELECTRICAL CHARACTERISTICS (VCC = 5.0 V \pm 5%, VSS = 0, T_A = 0° to +70°C)

CHARACTERISTIC	SYM- BOL	MIN.	TYP.	MAX.	UNIT
Input High Voltage $\phi_1, \phi_{2(in)}$	VIH	V _{cc} - 0.2	_	V _{cc} + 1.0V	V _{DC}
Input High Voltage RES, Po-P7 IRQ, Data		V _{SS} + 2.0	_	_	VDC
Input Low Voltage $\frac{\phi_1, \phi_{2(in)}}{\text{RES}, P_0-P_7}$ IRQ, Data	VIL	V ₃₃ - 0.3		$V_{SS} + 0.2$ $V_{SS} + 0.8$	V _{DC}
Input Leakage Current ($V_{in} = 0.to 5.25V$, $V_{CC} = 5.25V$) Logic ϕ_{\uparrow} , $\phi_{2(in)}$	lin		_	2.5 100	μΑ μΑ
Three State (Off State) Input Current (V _{in} = 0.4 to 2.4V, V _{CC} = 5.25V) Data Lines	I _{TSI}		_	10	μΑ
Output High Voltage (IoH = $-100\mu A_{DC}$, V _{CC} = 4.75V) Data, A0-A15, R/W, P ₀ -P ₇	V _{он}	V _{\$\$} + 2.4	_		Voc

CHARACTERISTIC	SYM- BOL	MIN.	TYP.	MAX.	UNIT
Out Low Voltage $(I_{OL} = 1.6 mA_{DC}, V_{CC} = 4.75 V)$ Data, A0-A15, R/W, P ₀ -P ₇	Vol	_	_	$V_{55} + 0.4$	V _{DC}
Power Supply Current	Icc	_	125	-	mA
Capacitance $V_{in} = 0, T_A = 25^{\circ}C, f = 1MHz$	с				рF
Logic, Pp-P7	Cin	-	-	10	
Data			-	15	
A0-A15, R/W	Cout	-	-	12	
ϕ_1	C¢,	_	30	50	
ϕ_2	C¢2	_	50	80	



-



CLOCK TIMING

_

AC CHARACTERISTICS

ELECTRICAL CHARACTERISTICS ($V_{cc} = 5 V \pm 5\%$, $V_{ss} = 0 V$, $T_A = 0^{\circ} - 70^{\circ}C$)

CLOCK TIMING	1MHz TIMING				2 MHz TIMING			
CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
Cycle Time	Тсус	1000	_	_	500	-	-	ns
Clock Pulse Width ϕ_1 (Measured at V _{cc} - 0.2V) ϕ_2	РWHф1 РWHф2	430 470	·	_	215 235	_	_	ns ns
Fall Time, Rise Time (Measured from 0.2V to V _{CC} = 0.2V)	T _F , T _R	_	_	25	_	_	15	ns
Delay Time between Clocks (Measured at 0.2V)	TD	0	_	_	0	_		ns

READ/WRITE TIMING (LOAD = 1TTL) **1 MHz TIMING** 2 MHz TIMING CHARACTERISTIC SYMBOL MIN. TYP. MAX. MIN. TYP. MAX. UNITS Read/Write Setup Time from 6508 TRWS 100 300 150 _ _ 100 ns Address Setup Time from 6508 100 300 150 TADS 100 ns Memory Read Access Time 575 300 TACC ns

3 7 . 1
Data Stability Time Period	TDSU	100		-	50			ns
Data Hold Time-Read	T _{HR}		_	_				ns
Data Hold Time-Write	T _{HW}	10	30	_	10	30		ns
Data Setup Time from 6510	T _{MDS}	-	150	200	_	75	100	ns
Address Hold Time	T _{HA}	10	30		10	30		ns
R/W Hold Time	THRW	10	30	_	10	30		ns
Delay Time, Address valid to $\phi 2$ positive transition	TAEW	180	_	_				ns
Delay Time, $\phi 2$ positive transition to Data valid on bus	T _{EDR}	_	_	395				ns
Delay Time, Data valid to ϕ 2 negative transition	T _{DSU}	300	_	_				ns
Delay Time, R/W negative transition to $\phi 2$ positive transition	Twe	130	_	_				ns
Delay Time, $\phi 2$ negative transition to Peripheral Dato valid	T _{PDW}	_	_	1				μs
Peripheral Data Setup Time	T _{PDSU}	300	_	_				ns
Address Enable Setup Time	TAES			60			60	ns
		and the second se	-					

APPENDIX L

409

SIGNAL DESCRIPTION

Clocks (ϕ_1, ϕ_2)

The 6510 requires a two-phase non-overlapping clock that runs at the V_{CC} voltage level.

Address Bus (A₀-A₁₅)

These outputs are TTL compatible, capable of driving one standard TTL load and 130 pf.

Data Bus (D₀-D₇)

Eight pins are used for the data bus. This is a Bi-Directional bus, transferring data to and from the device and peripherals. The outputs are tri-state buffers capable of driving one standard TTL load and 130 pf.

Reset

This input is used to reset or start the microprocessor from a power down condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.

After a system initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control.

After V_{CC} reaches 4.75 volts in a power-up routine, reset must be held low for at least two clock cycles. At this time the R/W signal will become valid.

When the reset signal goes high following these two clock cycles, the microprocessor will proceed with the normal reset procedure detailed above.

Interrupt Request (IRQ)

This TTL level input requests that an interrupt sequence begin within the microprocessor. The microprocessor will complete the current instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Status Code Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register are stored in the stack. The microprocessor will then set the interrupt mask

410 APPENDIX L

flag high so that no further interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program counter high from location FFFF, therefore transferring program control to the memory vector located at these addresses.

Address Enable Control (AEC)

The Address Bus is valid only when the Address Enable Control line is high. When low, the Address Bus is in a high-impedance state. This feature allows easy DMA and multiprocessor systems.

I/O Port (P0-P5)

Six pins are used for the peripheral port, which can transfer data to or from peripheral devices. The Output Register is located in RAM at Address 0001, and the Data Direction Register is at Address 0000. The outputs are capable at driving one standard TTL load and 130 pf.

Read/Write (R/W)

This signal is generated by the microprocessor to control the direction of data transfers on the Data Bus. This line is high except when the microprocessor is writing to memory or a peripheral device.

ADDRESSING MODES

ACCUMULATOR ADDRESSING—This form of addressing is represented with a one byte instruction, implying an aperation on the accumulator.

IMMEDIATE ADDRESSING—In immediate addressing, the operand is contained in the second byte of the instruction, with no further memory addressing required.

ABSOLUTE ADDRESSING—In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus, the absolute addressing mode allows access to the entire 65K bytes of addressable memory.

ZERO PAGE ADDRESSING—The zero page instructions allow for shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency.

INDEXED ZERO PAGE ADDRESSING—(X, Y indexing)—This form of addressing is used in conjunction with the index register and is referred to as "Zero Page, X" or "Zero Page, Y." The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally, due to the "Zero Page" addressing nature of this mode, no carry is added to the high order 8 bits of memory and crossing of page boundaries does not occur.

INDEXED ABSOLUTE ADDRESSING—(X, Y indexing)—This form of addressing is used in conjunction with X and Y index register and is referred to as "Absolute, X," and "Absolute, Y." The effective address is formed by adding the contents of X and Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time.

IMPLIED ADDRESSING—In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

RELATIVE ADDRESSING—Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.

The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is -128 to +127 bytes from the next instruction.

INDEXED INDIRECT ADDRESSING—in indexed indirect addressing (referred to as [Indirect, X]), the second byte of the instruction is added to the contents of the X index register, discording the carry. The result of this addition points to a memory location on page zero whose contents is the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.

INDIRECT INDEXED ADDRESSING—In indirect indexed addressing (referred to as [Indirect], Y), the second byte of the instruction points to a memory location in page zero. The contents of this memory location is

412 APPENDIX L

added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.

ABSOLUTE INDIRECT—The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location is contained in the third byte of the instruction. The contents of the fully specified memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter.

INSTRUCTION SET—ALPHABETIC SEQUENCE

ADC	Add Memory to Accumulator with Carry
AND	"AND" Memory with Accumulator
ASL	Shift Left One Bit (Memory or Accumulator)
BCC	Branch on Carry Clear
BCS	Branch on Carry Set
BEQ	Branch on Result Zero
BIT	Test Bits in Memory with Accumulator
BMI	Branch on Result Minus
BNE	Branch on Result not Zero
BPL	Branch on Result Plus
BRK	Force Break
BVC	Branch on Overflow Clear
BVS	Branch on Overflow Set
CLC	Clear Carry Flag
CLD	Clear Decimal Mode
CLI	Clear Interrupt Disable Bit
CLV	Clear Overflow Flag
CMP	Compare Memory and Accumulator
CPX	Compare Memory and Index X
CPY	Compare Memory and Index Y

DEC	Decrement Memory by One	
DEX	Decrement Index X by One	
DEY	Decrement Index Y by One	
EOR	"Exclusive-OR" Memory with Accumulator	
INC	Increment Memory by One	
INX	Increment Index X by One	
INY	Increment Index Y by One	
JMP	Jump to New Location	
JSR	Jump to New Location Saving Return Address	
LDA	Load Accumulator with Memory	
LDX	Load Index X with Memory	
LDY	Load Index Y with Memory	
LSR	Shift One Bit Right (Memory or Accumulator)	
NOP	No Operation	
ORA	"OR" Memory with Accumulator	
PHA	Push Accumulator on Stack	
PHP	Push Processor Status on Stack	
PLA	Pull Accumulator from Stack	
PLP	Pull Processor Status from Stack	
ROL	Rotate One Bit Left (Memory or Accumulator)	
ROR	Rotate One Bit Right (Memory or Accumulator)	
RTI	Return from Interrupt	
RTS	Return from Subroutine	
SBC	Subtract Memory from Accumulator with Borrow	
SEC	Set Carry Flag	
SED	Set Decimal Mode	
SEI	Set Interrupt Disable Status	
STA	Store Accumulator in Memory	
STX	Store Index X in Memory	
STY	Store Index Y in Memory	
414	APPENDIX L	

TAX	Transfer Accumulator to Index X
TAY	Transfer Accumulator to Index Y
TSX	Transfer Stack Pointer to Index X
TXA	Transfer Index X to Accumulator
TXS	Transfer Index X to Stack Register
TYA	Transfer Index Y to Accumulator

PROGRAMMING MODEL

-



APPENDIX L 415

INSTRUCTION SET--OP CODES, EXECUTION

	NSTRUCTIONS	In	me	diat	A	0.00	lute	Ze	ero F	ige	1	GCU	m.	10	nptie	d	(lii	ic.) X		(ho	d.) Y		Z, P	age,	x	A	s. X	Т	ALs	. Y	T	Re a	tive	Т	Inci	rect	Z	Par	ge,	Y	co	NC	arı	ON	(Cr	ODES	s
Mnemonic	Operation	0	1		OF		#	0	PN		OP	N		OF	N		OP	N		OP	N	#	0P	N	#	ac	¥.	10	P	V	+ 0	PN	1	0	Ph	VI I	0	PN	T	7	N	Z	C	1	D	Y	
ADC	A + M + C + A (4) (1)	69	9 2	2	60	4	3	6	5 3	2							61	6	2	71	5	2	75	4	2	70	4	3 7	9 4	1	3	+	+	t	+			1	t	1		~		-	-	-	
AND	AΛN→A (I)	28	2	2	20	4	3	2	5 3	2							21	5	2	31	ò	ž	35	4	2 3	3D	4	3 3	IS 4	1	3	+	+	t	+	+	+	+	$^{+}$	+	~	-	-	-	-	-	
ASL	C+-7 0)-0				0E	6	3	0	6 6	2	0A	2	1								-		16	6	2	1E	7	3	+	t	+		+	t	+	+	+	+	$^{+}$	+	~	-	1	-	-		
BCC	BRANCH ON C=0 (2)	t	t			T		T			-					1		-							1			1			9	0 2	2				11	t	1	1.	_	-	-	-	_		
BCS	BRANCH ON C = 1 (2)	T		T		1		T	T												-	+	1		1			1	-	t	в	0 2	2	t	+	+	+	+	t	+	_	-	-	-	-	-	
BEO	BRANCH ON Z = 1 (2)	T	Γ					Γ	1																+		-	+	+	t	F	0 2	2	t	t	+	T	+	$^{+}$	1		=	-	-	-		
BIT	AAM	T	T	T	20	4	3	2	4 3	2												1			1			t	+	t		-	-	t	+	+	+	+	t	1	M7		-	-	-	Me	
BMI	BRANCH ON N = 1 (2)					Γ		Т	1										1				1		+		-	+	+	t	3	0 2	2 2	t	+	+	+	+	+	T,	_	-	-	-	-		
BNE	BRANCH ON Z = 0 (2)	T	Γ	T																								+	+	t	D	0 2	2	t	+	+	+	+	$^{+}$	1	-	-	-	-	-	-	
BPL	BRANCH ON N = 0 (2)	T		1				T															1						+	t	1	0 2	2		t	+	+	+	t	1.	_	-	-	-		-	
BRK	(See F.g. 1)	T						T		-				00	7	1			+	-	-	+	+	-	+		-	+	+	t	+	+	+	t	+	+	+	+	+	+,	-	-	-	1	-	-	
DVC	BRANCH ON V = 0 (2)	\uparrow	T	T	T	T		t	+										1			1	-		+		-	t	+	+	5	0 2	Z	t	t	+	+	+	+	÷	_	-	-	-	-	-	
BVS	BRANCH ON V = 1 (2)	t	1		1	F		L								1			1			1	+	-	+			+	+	+	7	0 2	2	t	+	+	+	+	t	+	-	-	-	-	-	-	
CLC	0+C	t	T	1	t	T	1	t	1	1	-			18	2	1			+	-	-	+	+	+	+	-		+	+	t	t	+	t	t	+			-	t	٠.	_	_	0	_	-	-	
GLD	0+C	t			T	T		T						DB	2	1			+		1	T	+	+	1		_	1	+	+	+	+	+	t	+	+	+	+	t	1	_	-	-	-	0	-	
CLI	0-+1							T	1					58	2	1			1	-	-	1	-		+		1	+	+	+	+	t	+	t	+	+	+	+	t	+	-	-	_	0	-	-	
CLV	0+V	T						t	1					38	>	1			-			1						1						L				+		t	_		_	-	1	0	
CMP	A – M (1)	C	2	2	CL	4	3	Ģ	5 3	2							C1	3	2	D1	5	2	D5	4	2 0	DD	4	3 1	19 4		3	+	+	t	t	+	+	+	$^{+}$	+		~	-	-	-	-	
CPX	X M	E	2	2	EC	4	3	E	4 3	2									1	-	-		1		1	-	-	1	-	+	1		+	t	+	+	+	+	+	+	-	-	-	-	-	-	
CPY	Y – M	C	2	2	CC	4	3	c	4 3	2															1					t			1	t		+	+	+		t	-	-	-	-	-		
DEC	M - '+M	T			CE	6	3	C	6 5	2									1	-			D6	6	2 1	DE	7	3	+	+	+	+	+	t	+	+	+	+	+				_	-	-	-	
DEX	X – 1 → X				T	T		T						CA	2	1			1	-		1			+	-	-	+	+	+	+	+	+	t	+	+	+	+	$^{+}$		-	-	_	-	-	-	
DEY	Y-1-Y				T			t	T					88	2	1			1	-	-	+	-	-	+	+	-	+	+	+	+	+	+	t	+	+	+	+	+	T.	-	-	_	-	-	-	
FOR	ATN-+A (1)	49	2	2	40	4	3	4	5 3	2						1	41	3	2	51	5	2	55	4	2 1	5D	4	5 5	G 4		3	+	+	t	+	+	+	+	+	-1		-	_	1	_	-	
INC	M + ' → M.	T			EE	8	3	E	8 5	2										-			F6	6	21	FE	7	3		+		+	+	t	+	+	+	+	$^{+}$	-	-	-	-	-	-	-	
INX	X + 1-+X	t	T					Ľ	1					Ξ8	2	1			1	-					+	-	-	+	+	+	+	+	+	t	+	+	+	+	t	-	-	-	-	-	-	-	
INY	Y + 1+Y	t	t	1	t	t	-	t	+					C8	2	1			1			1						Ŀ	+	+	+	+	+	t	+	-	+	+	+		-	-	-	-	-	-	
JMP	JUMP TO NEW LOG.	T	T	T	40	3	3	t										-	+	-	-	+	-	-	+	+	-	+	+	+	+	+	+	60	C #	5 2	t	+	1	1	_	-	-	-	-	-	
JSR	(See Fig. 2) JUMP SUE				20	6	3											-	+	-	+	1	+	+	+	-	-	t	+	+	+	-	+	f	+	-	+	-	+	1	_	_	_	-	-	-	
LDA	M+A (')	A	2	2	A	14	3	A	5 3	2							41	6	2	81	5	2	85	4	2 1	BD	4 :	3 8	19 4	:		t	+	t	+	T	+	+	$^{+}$	t	-	-	_	-	-		

APPENDIX L

416

IN	STRUCTIONS	Im	med	iate	A	bsol	ule	Zer	o Fa	ge	A	coun		In	plie	đ	(In	d.; X		ded)Y	Z	Pag	ge,)	ĸ	Abs	. X	-	Ab	5. Y	T	Rela	live	T	Ind	rect	1	Z, P	age	. Y	co	N	лті	ON	CC	DES
Mnemonic	Operation	OP	N	Ŧ	OP	N	6	02	N	+	OP	N	#	OP	N	#	P	N	10	1 1	1 4	0	N		10	1 9	4	N C	PI	4		on	N	+ 4	OP	N	#	OP	N	H	N	Z	C	-	E	V
LDX	M-+X (1)	A2	2	2	AE	4	3	A3	3	2						1	1	+	-		+	1		+	-	+	t	B	E	1	3	1	+	+	1			E6	4	2	-	1	1	-	1 C	-
LOY	M-+Y (1)	A0	2	2	AD	4	3	A4	3	2								T	-			в	1 4	2	B	C 4		3	+	t	1	-		T		+	1	-			1	~	-	-	-	-
LSR	0-+7 0-+C				4Ξ	6	3	46	5	2	4A	2	1					+			1	50	6 6	1 2	2 5	E 7		3	+	t	+	-	+	1	1	+	1		-	-	0	-	-	-	-	1
NOP	NO OPERATION	1			-									EΑ	2	1	+	+	+	1	+	+	1	+	-		t	-		L	1			(ľ			1	-			_	_	_	_	_	-
ORA	AVM+A	09	2	2	00	4	3	05	3	2							01	6	2 1	1 5	2	1	5 4	1 2	1	D 4		3 1	9	4	3	+	+	+	+		1		-	-	1	4	-	-	-	-
PHA	A + M5 S 1 . \$													43	3	1		+	-		+	-		+			T	-	Ť	t		+		+		+	1		-	-	-	-	-	-	-	-
PHP	P-+Ms S-1+S													03	3	1	-1	T			+		1	+	T	+	t		+	1	1	+		+	+	+			-			-		-	-	-
PLA	S+1+5 MS+A				-			-						63	4	1	1	+		+	+	1	+	+	+	+	+	-	$^{+}$	t		+	+	t	1	+	1	-	-	-	1	v	-	-	-	-
PLF	8+1+8 M5+P										1			23	4	1	1	T	-	+	+	+	+	+	+	+	+	-	+	t	+	+	+	+	-	-		-		-	-	(B)	EST	PO7	ED	1
ROL	L+[70+[C]+				25	6	3	26	5	2	2A	2	1		1		1	T			+	3	6 6	3 2	2 3	ε 7	,	3	+	t	1	+	T	T	-				-		-	*	-		-	-
ROR	-10-17 0-				6E	6	3	66	5	2	6A	2	1			1	1	+	+		+	7	6 E	5 2	2 7	= 7	,	3	+	t	+	-	+	+	+	+	1		-					-	-	-
RTI	(See Fig. 1) FITRN INT	-						-						41	6	1	1	+	+	+	+	-	-		-	+	t	-	+	$^{+}$	+	+	+	+	+	+	1	-	-	-	-	(Rf	EST	OR	ED	-
RTS	(See Fig. 2) RTRN SUE	1				1								60	G	1	1	+	+	+	1	1	-	1	t	+	t	-	+	+	1	+	+	+	+	+	1		-		-	-	-	-	-	
SBC	A-M-C+4 (1)	E9	2	2	FD	4	3	E5	3	2	-						E1	6	2 F	1	5 2	F	5 4	2	F	5 1	1	3 F	2	4	3	+		+	1	+		-	-		1		(3)	-	-	- /
SEC	1+C										-			33	2	1		+	1	+	+	-	-	+	T	+	T	-	1	t	1	+	+	+	-		1		-		-	-	1	-	-	-
SED	1+D				1									FB	2	1		+	+		t	1	-	1	T	1	t	-	1	+	1	+	1	+	+	+	1		-	-	-	-	-	-	1	-
SEI	1+				-									73	2	1								1		+	t	-	1	+	1	-	-	1	-			-			-	-	_	1	-	-
SIA	A+M	1			80	4	3	85	3	2				-	1		81	6	2 9	1 6	3 2	9	5 4	1 2	2 9	0 5	5	3 9	9	ε :	3	+	+	t	-	+		-			-	-	-	-	-	-
STX	X-+M				8E	4	3	86	3	2											+		1	+	T	-	1	-	+	t	1	+	t	1	-			96	4	2	-		-		-	-
STY	Y→M				80	4	3	81	3	2								-	-		T	0	4 4	1 2	2	-	t	_	+	T	1	1	1	1					-		-	-		-	-	-
TAX	A-+X													AA	2	1		-					1	1		-	t	-	-	+	1		+	+									_	-	-	-
TAY	A+Y													AB	2	1					+			1	t	+	t		+	t	1	+	t	+	+	+	1	-	-		-	~	-		-	-
TSX	S-X													BA	2	1					T	1	1		T		t	-	1	1	1			1							1	-	-		-	-
AXT	X-+A													84	2	1		1		+	+	1		1	t	+	t			T	T		1	1							-		-	-	-	-
TXS	X+5													9.4	2	1				-	+		1		2	-	t		+	+	1	+		+	-				-	-	-	-	-	-	1	-
TYA	Y+A													96	2	1					T		1	T	T		t				1		t	1		1			-		1	V	-	-	-	-
(1) ADD 1 TC (2) ADD 1 TC ADD 2 TC (3) CAREY N (4) IF IN DEC ACOLMU	D"N" IF PAGE BOUNDARY IS D"N" IF BRANCH OCCURS TO "N" IF BRANCH OCCURS TO IOT = BORROW C MAL MODE 2 FLAG IS INVA LATOR MUST BE CHECKED I		7FA	ED. PAC REN	GE VT P	AG3					X Y A M S	IN DE IN DE ACC MEM	X X X Y IMI OF	II A Y PE Y PE	RS	FFE AC	CTI	VE A	DOR	ESS				< < > 1 + 1 < > ≯	AD SUI AN OR EXI	D BTR. D		T E QI	2				1 ZZZ to	NN NN NN	ODI OTI EMO O. C	F FI MOI DRY DRY DRY CL	BIT	ED 77 76								

TIME, MEMORY REQUIREMENTS

APPENDIX L

NOTE: COMMODORE SEMICONDUCTOR GROUP cannot assume licbility for the use of undefined OP CODES.

417

6510 MEMORY MAP



APPLICATIONS NOTES

Locating the Output Register at the internal I/O Port in Page Zero enhances the powerful Zero Page Addressing instructions of the 6510.

By assigning the I/O Pins as inputs (using the Data Direction Register) the user has the ability to change the contents of address 0001 (the Output Register) using peripheral devices. The ability to change these contents using peripheral inputs, together with Zero Page Indirect Addressing instructions, allows novel and versatile programming techniques not possible earlier.

COMMODORE SEMICONDUCTOR GROUP reserves the right to make changes to any products herein to improve reliability, function or design. **COMMODORE SEMICON-DUCTOR GROUP** does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.

418 APPENDIX L

APPENDIX M

6526 COMPLEX INTERFACE ADAPTER (CIA) CHIP SPECIFICATIONS

DESCRIPTION

The 6526 Complex Interface Adapter (CIA) is a 65XX bus compatible peripheral interface device with extremely flexible timing and I/O capabilities.

FEATURES

- 16 Individually programmable I/O lines
- 8 or 16-Bit handshoking on read or write
- 2 independent, linkable 16-Bit interval timers
- 24-hour (AM/PM) time of day clock with programmable alarm
- 8-Bit shift register for serial I/O
- 2TTL Load capability
- CMOS compatible I/O lines
- 1 or 2 MHz operation available



APPENDIX M

420





R/W Ø2 CS. RS3 RS2 RS1 RS0 RES

MAXIMUM RATINGS

Supply Voltage, V_{CC} Input/Output Voltage, V_{IN} Operating Temperature, T_{OP} Storage Temperature, T_{STG}

-0.3V to +7.0V -0.3V to +7.0V 0° C to 70° C -55° C to 150° C

All inputs contain protection circuitry to prevent damage due to high static discharges. Care should be exercised to prevent unnecessary application of voltages in excess of the allowable limits.

COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS ($V_{cc} \pm 5\%$, $V_{ss} = 0$ V, $T_A = 0-70^{\circ}$ C)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input High Valtage	V _{IH}	+2.4	-	Vcc	v
Input Low Voltage	VIL	-0.3	-	-	v
Input Leakage Current; $V_{IN} = V_{SS} + 5V$ (TOD, R/W, FLAG, ϕ_2 , RES, RS0-RS3, \overline{CS})	-I _{IN}	-	1.0	2.5	μΑ

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Port Input Pull-up Resistance	R _{PI}	3.1	5.0	_	КΩ
Output Leakage Current for High Impedance State (Three State); $V_{IN} = 4V$ to 2.4V; (DB0-DB7, SP, CNT, IRQ)	I _{TSI}		±1.0	±10.0	μΑ
Output High Voltage $V_{cc}=MIN$, $I_{LOAD} < -200 \mu A$ (PA0-PA7, PC PB0-PB7, DB0-DB7)	V _{он}	+2.4	_	V _{cc}	v
Output Low Voltage $V_{\rm CC}{=}$ MIN, $\rm I_{LOAD} < 3.2~mA$	V _{OL}	-	-	+0.40	v
Output High Current (Sourcing); $V_{OH} > 2.4V$ (PA0-PA7, PB0-PB7, PC, DB0-DB7	I _{он}	-200	-1000	-	μΑ
Output Low Current (Sinking); V _{OL} < .4V (PA0-PA7, PC, PB0-PB7, DB0-DB7)	loL	3.2	-	_	mA
Input Capacitance	CIN	_	7	10	pf
Output Capacitance	Cour		7	10	pf
Power Supply Current	Icc	-	70	100	mA



6526 WRITE TIMING DIAGRAM



6526 READ TIMING DIAGRAM

1 1 1 1 1 1

6526 INTERFACE SIGNALS

$\phi2$ —Clock Input

The ϕ 2 clock is a TTL compatible input used for internal device operation and as a timing reference for communicating with the system data bus.

CS-Chip Select Input

The \overline{CS} input controls the activity of the 6526. A low level on \overline{CS} while $\phi 2$ is high causes the device to respond to signals on the R/W and address (RS) lines. A high on \overline{CS} prevents these lines from controlling the 6526. The \overline{CS} line is normally activated (low) at $\phi 2$ by the appropriate address combination.

R/W - Read/Write Input

The R/W signal is normally supplied by the microprocessor and controls the direction of data transfers of the 6526. A high on R/W indicates a read (data transfer out of the 6526), while a low indicates a write (data transfer into the 6526).

RS3-RS0-Address Inputs

The address inputs select the internal registers as described by the Register Map.

DB7-BD0-Data Bus Inputs/Outputs

The eight data bus pins transfer information between the 6526 and the system data bus. These pins are high impedance inputs unless CS is low and R/W and ϕ 2 are high to read the device. During this read, the data bus output buffers are enabled, driving the data from the selected register onto the system data bus.

IRQ-Interrupt Request Output

IRQ is an open drain output normally connected to the processor interrupt input. An external pullup resistor holds the signal high, allowing multiple IRQ outputs to be connected together. The IRQ output is normally off (high impedance) and is activated low as indicated in the functional description.

RES-Reset Input

A low on the $\overline{\text{RES}}$ pin resets all internal registers. The port pins are set as inputs and port registers to zero (although a read of the ports will return all highs because of passive pullups). The timer control registers are set to zero and the timer latches to all ones. All other registers are reset to zero.

		1MHz 2MH MIN MAX MIN 1000 20.000 500 500	٨Hz			
Symbol	Characteristic	MIN	MAX	MIN	MAX	Unit
	¢2 Clock					
TCYC	Cycle Time	1000	20,000	500	20,000	ns
$T_{\rm H}, T_{\rm F}$	Rise and Fall Time	-	25	-	25	ns
TCHW	Clock Pulse Width					
	(High)	420	10,000	200	10,000	ns
TCLW	Clock Pulse Width					
	(Low)	420	10,000	200	10,000	ns
	Write Cycle					
TPD	Output Delay					
	From $\phi 2$	-	1000	-	500	ns
Twcs	CS low					
	while ϕ_2 high	420	-	200	-	ns
TADS	Address Setup Time	0	-	0	-	ns
TADH	Address Hold Time	10	-	5	_	ns
TEWS	R/W Setup Time	0	-	0		ns
TRWH	R/W Hold Time	0	-	0	_	ns
TDS	Data Bus Setup					
	Time	150	-	75	-	ns
Трн	Data Bus Hold Time	0	-	0		ns
	Read Cycle					
TPS	Port Setup Time	300	-	150	-	ns
Twcs(2)	CS low					* -
	while $\phi 2$ high	420	-	20	-	ns
TADS	Address Setup Time	0	-	0		ns
TADH	Address Hold Time	10	-	5	-	ns
TEWS	R/W Setup Time	0	-	0	-	ns
TRWH	R/W Hold Time	0	-	0	_	ns

6526 TIMING CHARACTERISTICS

APPENDIX M 427

		1.M	Hz	21	Hz	
Symbol	Characteristic	MIN	MAX	MIN	MAX	Unit
TACC	Data Access from RS3-RS0	_	550		275	ns
T _{CC} (3)	Data Access from	_	320	_	150	ns
TDR	Data Release Time	50	-	25	-	ns

- NOTES: 1 All timings are referenced from V_{IL} max and V_{IH} min on inputs and V_{OL} max and V_{OH} min on outputs.
 - $2-T_{WCS}$ is measured from the later of $\phi 2$ high or \overline{CS} low. \overline{CS} must be low at least until the end of $\phi 2$ high.
 - $3 T_{CO}$ is measured from the later of $\phi 2$ high or CS low. Valid data is available only after the later of T_{ACC} or T_{CO} .

RS3	RS2	RS1	RSO	REG	NAME	
0	0	0	0	0	PRA	PERIPHERAL DATA REG A
0	0	0	1	1	PRB	PERIPHERAL DATA REG B
0	0	1	0	2	DDRA	DATA DIRECTION REG A
0	0	1	1	3	DDRB	DATA DIRECTION REG B
0	1	0	0	4	TA LO	TIMER A LOW REGISTER
0	1	0	1	5	TA HI	TIMER A HIGH REGISTER
0	1	1	0	6	TB LO	TIMER B LOW REGISTER
0	1	1	1	7	TB HI	TIMER B HIGH REGISTER
1	0	0	0	8	TOD 10THS	10THS OF SECONDS REGISTER
1	0	0	1	9	TOD SEC	SECONDS REGISTER
1	0	1	0	А	TOD MIN	MINUTES REGISTER
1	0	1	1	В	TOD HR	HOURS-AM/PM REGISTER
1	1	0	0	С	SDR	SERIAL DATA REGISTER
1	1	0	1	D	ICR	INTERRUPT CONTROL REGISTER
1	1	1	0	Е	CRA	CONTROL REG A
1	1	1	1	F	CRB	CONTROL REG B

REGISTER MAP

6526 FUNCTIONAL DESCRIPTION

I/O Ports (PRA, PRB, DDRA, DDRB).

Ports A and B each consist of an 8-bit Peripheral Data Register (PR) and an 8-bit Data Direction Register (DDR). If a bit in the DDR is set to a one, the corresponding bit in the PR is an output; if a DDR bit is set to a zero, the corresponding PR bit is defined as an input. On a READ, the PR reflects the information present on the actual port pins (PA0-PA7, PB0-PB7) for both input and output bits. Port A and Port B have passive pull-up devices as well as active pull-ups, providing both CMOS and TTL compatibility. Both ports have two TTL load drive capability. In addition to normal I/O operation, PB6 and PB7 also provide timer output functions.

Handshaking

Handshaking on data transfers can be accomplished using the \overline{PC} output pin and the FLAG input pin. \overline{PC} will go low for one cycle following a read or write of PORT B. This signal can be used to indicate "data ready" at PORT B or "data accepted" from PORT B. Handshaking an 16-bit data transfers (using both PORT A and PORT B) is possible by always reading or writing PORT A first. FLAG is a negative edge sensitive input which can be used for receiving the \overline{PC} output from another 6526, or as a general purpose interrupt input. Any negative transition of FLAG will set the FLAG interrupt bit.

REG	NAME	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	Do
0	PRA	PA7	PA	PA ₅	PA4	PA ₃	PA ₂	PA ₁	PAa
1	PRB	PB7	PB6	PB ₅	PB4	PBa	PB2	PB ₁	PBo
2	DDRA	DPA7	DPA ₆	DPA ₅	DPA ₄	DPA ₃	DPA ₂	DPA ₁	DPA0
3	DDRB	DPB ₇	DPB ₆	DPB5	DPB4	DPB ₀	DPB2	DPB,	DPB.

Interval Timers (Timer A, Timer B)

Each interval timer consists of a 16-bit read-only Timer Counter and a 16-bit write-only Timer Latch. Data written to the timer are latched in the Timer Latch, while data read from the timer are the present contents of the Time Counter. The timers can be used independently or linked for extended operations. The various timer modes allow generation of long time delays, variable width pulses, pulse trains and variable frequency.

waveforms. Utilizing the CNT input, the timers can count external pulses or measure frequency, pulse width and delay times of external signals. Each timer has an associated control register, providing independent control of the following functions:

Start/Stop

A control bit allows the timer to be started or stopped by the microprocessor at any time.

PB On/Off:

A control bit allows the timer output to appear on a PORT B cutput line (PB6 for TIMER A and PB7 for TIMER B). This function overrides the DDRB control bit and forces the appropriate PB line to an output.

Toggle/Pulse

A control bit selects the output applied to PORT B. On every timer underflow the output can either toggle or generate a single positive pulse of one cycle duration. The Toggle output is set high whenever the timer is started and is set low by RES.

One-Shot/Continuous

A control bit selects either timer mode. In one-shot mode, the timer will count down from the latched value to zero, generate an interrupt, reload the latched value, then stop. In continuous mode, the timer will count from the latched value to zero, generate an interrupt, reload the latched value and repeat the procedure continuously.

Force Load

A strobe bit allows the timer latch to be loaded into the timer counter at any time, whether the timer is running or not.

Input Mode:

Control bits allow selection of the clock used to decrement the timer. TIMER A can count ϕ 2 clock pulses or external pulses applied to the CNT pin. TIMER B can count ϕ 2 pulses, external CNT pulses, TIMER A underflow pulses or TIMER A underflow pulses while the CNT pin is held high.

The timer latch is loaded into the timer on any timer underflow, on a force load or following a write to the high byte of the prescaler while the timer is stopped. If the timer is running, a write to the high byte will load the timer latch, but not reload the counter.

430 APPENDIX M

READ (TIMER)

REG NAME

4	TA LO	TAL7	TAL ₆	TAL	TAL4	TAL ₃	TAL ₂	TAL1	TAL ₀
5	TA HI	TAH ₇	TAH ₆	TAH ₅	TAH ₄	TAH ₃	TAH ₂	TAH ₁	TAH ₀
6	TB LO	TBL ₇	TBL	TBL5	TBL ₄	TBL ₃	TBL ₂	TBL ₁	TBL
7	TB HI	TBH ₇	TBH ₆	TBH₅	TBH₄	TBH ₃	TBH ₂	TBH₁	TBHo

WRITE (PRESCALER) NAME REG

4	TA LO	PAL7	PAL ₆	PAL5	PAL ₄	PAL ₃	PAL ₂	PAL ₁	PAL ₀
5	TA HI	PAH ₇	PAH ₆	PAH ₅	PAH4	PAH ₃	PAH ₂	PAH ₁	PAHo
6	TB LO	PBL ₇	PBL	PBL5	PBL ₄	PBL3	PBL ₂	PBL ₁	PBL ₀
7	TB HI	PBH ₇	PBH ₆	PBH ₅	PBH₄	PBH ₃	PBH ₂	PBH ₁	PBHo

Time of Day Clock (TOD)

The TOD clock is a special purpose timer for real-time applications. TOD consists of a 24-hour (AM/PM) clock with 1/10th second resolution. It is organized into 4 registers: 10ths of seconds, Seconds, Minutes and Hours. The AMPM flag is in the MSB of the Hours register for easy bit testing. Each register reads out in BCD format to simplify conversion for driving displays, etc. The clock requires an external 60 Hz or 50 Hz (programmable) TTL level input on the TOD pin for accurate timekeeping. In addition to time-keeping, a programmable ALARM is provided for generating an interrupt at a desired time. The ALARM registers are located at the same addresses as the corresponding TOD registers. Access to the ALARM is governed by a Control Register bit. The ALARM is write-only; any read of a TOD address will read time regardless of the state of the ALARM access bit.

A specific sequence of events must be followed for proper setting and reading of TOD. TOD is automatically stopped whenever a write to the Hours register occurs. The clock will not start again until after a write to the 10ths of seconds register. This assures TOD will always start at the desired time. Since a carry from one stage to the next can occur at any time with respect to a read operation, a latching function is included to keep all Time Of Day information constant during a read sequence. All four TOD registers latch on a read of Hours and remain latched until after a read of 10ths of seconds. The TOD clock continues to count when

the output registers are latched. If only one register is to be read, there is no carry problem and the register can be read "on the fly," provided that any read of Hours is followed by a read of 10ths of seconds to disable the latching.

READ

REG NAME

8	TOD 10THS	0	0	0	0	T ₈	T ₄	T ₂	T1
9	TOD SEC	0	SH4	SH ₂	SH ₁	SLe	SL4	SL ₂	SL1
Α	TOD MIN	0	MH ₄	MH ₂	MH1	ML8	ML4	ML2	ML1
В	TOD HR	PM	0	0	НН	HL ₈	HL4	HL ₂	HL

WRITE

CRB₇=0 TOD CRB₇=1 ALARM (SAME FORMAT AS READ)

Serial Port (SDR)

The serial port is a buffered, 8-bit synchronous shift register system. A control bit selects input or output mode. In input mode, data on the SP pin is shifted into the shift register on the rising edge of the signal applied to the CNT pin. After 8 CNT pulses, the data in the shift register is dumped into the Serial Data Register and an interrupt is generated. In the output mode, TIMER A is used for the baud rate generator. Data is shifted out on the SP pin at 1/2 the underflow rate of TIMER A. The maximum boud rate possible is $\phi 2$ divided by 4, but the maximum useable baud rate will be determined by line loading and the speed at which the receiver responds to input data. Transmission will start following a write to the Serial Data Register (provided TIMER A is running and in continuous mode). The clock signal derived from TIMER A appears as an output on the CNT pin. The data in the Serial Data Register will be loaded into the shift register then shift out to the SP pin when a CNT pulse occurs. Data shifted out becomes valid on the falling edge of CNT and remains valid until the next falling edge. After 8 CNT pulses, an interrupt is generated to indicate more data can be sent. If the Serial Data Register was loaded with new information prior to this interrupt, the new data will automatically be loaded into the shift register and transmission will continue. If the microprocessor stays one byte ahead of the shift register, transmission will be continuous. If no further data is to be transmitted, after the 8th CNT pulse, CNT will return high and SP will

432 APPENDIX M

remain at the level of the last data bit transmitted. SDR data is shifted out MSB first and serial input data should also appear in this format.

The bidirectional capability of the Serial Port and CNT clock allows many 6526 devices to be connected to a common serial communication bus on which one 6526 acts as a master, sourcing data and shift clock, while all other 6526 chips act as slaves. Both CNT and SP outputs are open drain to allow such a common bus. Protocol for master/slave selection can be transmitted over the serial bus, or via dedicated handshaking lines.

REG NAME

C SDR S ₇ S ₆ S ₅	S₂ 5 ₃	S,	S ₁	So
--	-------------------	----	----------------	----

Interrupt Control (ICR)

There are five sources of interrupts on the 6526: underflow from TIMER A, underflow from TIMER B, TOD ALARM, Serial Port full/empty and FLAG. A single register provides masking and interrupt information. The interrupt Control Register consists of a write-only MASK register and a read-only DATA register. Any interrupt will set the corresponding bit in the DATA register. Any interrupt which is enabled by the MASK register will set the IR bit (MSB) of the DATA register and bring the IRQ pin low. In a multi-chip system, the IR bit can be polled to detect which chip has generated an interrupt request. The interrupt DATA register is cleared and the IRQ line returns high following a read of the DATA register. Since each interrupt sets an interrupt bit regardless of the MASK, and each interrupt bit can be selectively masked to prevent the generation of a processor interrupt, it is possible to intermix polled interrupts with true interrupts. However, polling the IR bit will cause the DATA register to clear, therefore, it is up to the user to preserve the information contained in the DATA register if any polled interrupts were present.

The MASK register provides convenient control of individual mask bits. When writing to the MASK register, if bit 7 (SET/CLEAR) of the data written is a ZERO, any mask bit written with a one will be cleared, while those mask bits written with a zero will be unaffected. If bit 7 of the data written is a ONE, any mask bit written with a one will be set, while those mask bits written with a zero will be unaffected. In order for an interrupt flag to set IR and generate an Interrupt Request, the corresponding MASK bit must be set.

APPENDIX M 433

READ (INT DATA)

REG	NAME									
D	ICR	IR	0	0	FLG	SP	ALRM	тв	TA	

WRITE (INT MASK)

REG NAME

D	ICR	s/c	x	х	FLG	SP	ALRM	тв	TA	
---	-----	-----	---	---	-----	----	------	----	----	--

CONTROL REGISTERS

There are two control registers in the 6526, CRA and CRB. CRA is associated with TIMER A and CRB is associated with TIMER B. The register format is as follows:

CRA:

Bit	Name	Function
0	START	1=START TIMER A, 0=STOP TIMER A. This bit is automatically reset when underflow occurs during one-shot mode.
1	PBON	1=TIMER A output appears on PB6, 0=PB6 normal operation.
2	OUTMODE	1=TOGGLE, 0=PULSE
3	RUNMODE	1=ONE-SHOT, 0=CONTINUOUS
4	LOAD	1=FORCE LOAD (this is a STROBE input, there is no data storage, bit 4 will always read back a zero and writing a zero has no effect).
5	INMODE	1=TIMER A counts positive CNT transitions, 0= TIMER A counts ϕ 2 pulses.
6	SPMODE	1=SERIAL PORT output (CNT sources shift clock), 0=SERIAL PORT input (external shift clock required).
7	TODIN	1=50 Hz clock required on TOD pin for accurate time, $0=60$ Hz clock required on TOD pin for accurate time.

CRI	3:			
Bit	Name	Function (Bits CR TIMER B output c	BO-CRB4 a with the e	re identical to CRA0-CRA4 for exception that bit 1 controls the on PB7).
5,6	INMODE	Bits CRE for TIME CRB6 0 0	5 and CRB R B as: CRB5 0 1	5 select one of four input modes TIMER B counts φ2 pulses. TIMER B counts positive CNT transistions.
		1	0 1	TIMER B counts TIMER A underflow pulses. TIMER B counts TIMER A
				underflow pulses while CNT is high.

7 ALARM 1=writing to TOD registers sets ALARM, 0=writing to TOD registers sets TOD clock.

REG	NAME	TOD IN	SP MODE	IN MODE	LOAD	RUN	OUT MODE	PB ON	START
E	CRA	0=60Hz	0-INPUT	0=¢2	1=FORCE	O=CONT.	O=PULSE	0=PB ₆ OFF	D-STOP
		1=50⊢z	I =OUTPUT	1=CNT	(STROBE)	1=D.S.	1=TOGGLE	1=PEs ON	1=START
						TA-			

REG	NAME	ALARM	IN	MODE	LOAD	RUN MODE	OUT MODE	PB ON	START
F	CRB	0-TOD	0 1 1	0=¢2 1=CNT 0-TA	I = FORCE	0=CONT.	0=PULSE	0=PE7 OFF	0-5TOP
		1- ALARM	1	1=CNT·TA	(STROBE)	1=0.\$.	1=TOGGLE	1=PB, ON	1 = START
			-						

All unused register bits are unaffected by a write and are forced to zero on a read.

COMMODORE SEMICONDUCTOR GROUP reserves the right to make changes to any products herein to improve reliability, function or design. COMMODORE SEMICON-DUCTOR GROUP does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.

APPENDIX N

6566/6567 (VIC-II) CHIP SPECIFICATIONS

The 6566/6567 are multi-purpose color video controller devices for use in both computer video terminals and video game applications. Both devices contain 47 control registers which are accessed via a standard 8-bit microprocessor bus (65XX) and will access up to 16K of memory for display information. The various operating modes and options within each mode are described.

CHARACTER DISPLAY MODE

In the character display mode, the 6566/6567 fetches CHARACTER POINTERs from the VIDEO MATRIX area of memory and translates the pointers to character dot lacation addresses in the 2048 byte CHAR-ACTER BASE area of memory. The video matrix is comprised of 1000 consecutive locations in memory which each contain an eight-bit character pointer. The location of the video matrix within memory is defined by VM13–VM10 in register 24 (\$18) which are used as the 4 MSB of the video matrix address. The lower order 10 bits are provided by an internal counter (VC3–VC0) which steps through the 1000 character locations. Note that the 6566/6567 provides 14 address outputs; therefore, additional system hardware may be required for complete system memory decodes.

CHARACTER POINTER ADDRESS

A13	A12	A11	A10	A09	A08	A07	A06	A05	A04	A03	A02	A01	A00
VM13	VM12	VM11	VMIO	VC9	VC8	VC7	VC6	VC5	VC4	VC3	VC2	VC1	VCO

The eight-bit character pointer permits up to 256 different character definitions to be available simultaneously. Each character is an 8×8 dot matrix stored in the character base as eight consecutive bytes. The location of the character base is defined by CB13-CB11 also in register 24 (\$18) which are used for the 3 most significant bits (MSB) of the character base address. The 11 lower order addresses are formed by the 8-bit character, and a 3-bit raster counter (RC2-RC0) which selects one of the eight character bytes. The resulting characters are formatted as 25 rows of 40 characters each. In addition to the 8-bit character pointer, a 4-bit COLOR NYBBLE is associated with each video matrix location (the video matrix memory must be 12 bits wide) which defines one of sixteen colors for each character.

CHARACTER DATA ADDRESS

A13	A12	A11	A10	A09	A08	A07	A06	A05	A04	A03	A02	A01	A00
CB13	CB12	СВП	D7	D6	D5	D4	D3	D2	DI	DO	RC2	RC1	RCO

STANDARD CHARACTER MODE (MCM = BMM = ECM = 0)

In the standard character mode, the 8 sequential bytes from the character base are displayed directly on the 8 lines in each character region. A "0" bit causes the background #0 color (from register 33 (\$21)) to be displayed while the color selected by the color nybble (foreground) is displayed for a "1" bit (see Color Code Table).

FUNCTION	CHARACTER BIT	COLOR DISPLAYED
Background	0	Background #0 color (register 33 (\$21))
Foreground	1	Color selected by 4-bit color nybble

Therefore, each character has a unique color determined by the 4-bit color nybble (1 of 16) and all characters share the common background color.

MULTI-COLOR CHARACTER MODE (MCM = 1, BMM = ECM = 0

Multi-color mode provides additional color flexibility allowing up to four colors within each character but with reduced resolution. The multi-color mode is selected by setting the MCM bit in register 22 (\$16) to "1," which causes the dot data stored in the character base to be interpreted in a different manner. If the MSB of the color nybble is a "0," the character will be displayed as described in standard character mode, allowing the two modes to be inter-mixed (however, only the lower order 8 colors are available). When the MSB of the color nybble is a "1" (if MCM:MSB(CM) = 1) the character bits are interpreted in the multi-color mode:

FUNCTION	CHARACTER BIT PAIR	COLOR DISPLAYED	
Background	00	Background #0 Color (register 33 (\$21))	
Background	01	Background #1 Color (register 34 (\$22))	
Foreground	10	Background #2 Color (register 35 (\$23))	
Foreground	11	Color specified by 3 LSB of color nybble	

Since two bits are required to specify one dot color, the character is now displayed as a 4×8 matrix with each dot twice the horizontal size as in standard mode. Note, however, that each character region can now contain 4 different colors, two as foreground and two as background (see MOB priority).

EXTENDED COLOR MODE (ECM = 1, BMM = MCM = 0)

The extended color mode allows the selection of individual background colors for each character region with the narmal 8×8 character resolution. This mode is selected by setting the ECM bit of register 17 (\$11) to "1." The character dot data is displayed as in the standard mode (foreground color determined by the color nybble is displayed for a "1" data bit), but the 2 MSB of the character pointer are used to select the background color for each character region as follows:

CHAR. POINTER MS BIT PAIR	BACKGROUND COLOR DISPLAYED FOR 0 BIT
00	Background #0 color (register 33 (\$21))
01	Background #1 color (register 34 (\$22))
10	Background #2 color (register 35 (\$23))
11	Background #3 color (register 36 (\$24))

Since the two MSB of the character pointers are used for color information, only 64 different character definitions are available. The 6566/6567 will force CB10 and CB9 to "0" regardless of the original pointer values, so that only the first 64 character definitions will be accessed. With extended color mode each character has one of sixteen individually defined foreground colors and one of the four available background colors.

NOTE: Extended color mode and multi-color mode should not be enabled simultaneously.

BIT MAP MODE

In bit map mode, the 6566/6567 fetches data from memory in a different fashion, so that a one-to-one correspondence exists between each displayed dot and a memory bit. The bit map mode provides a screen resolution of $320H \times 200V$ individually controlled display dots. Bit map mode is selected by setting the BMM bit in register 17 (\$11) to a "1." The VIDEO MATRIX is still accessed as in character mode, but the video matrix data is no longer interpreted as character pointers, but rather as color data. The VIDEO MATRIX COUNTER is then also used as an address to fetch the dot data for display from the 8000-byte DISPLAY BASE. The display base address is formed as follows:

A13	A12	A11	A10	A09	A08	A07	A06	A05	A04	A03	A02	A01	A00
CB13	VC9	VC8	VC7	VC6	VC5	VC4	VC3	VC2	VC1	VCO	RC2	RC1	RCO

VCx denotes the video matrix counter outputs, RCx denotes the 3-bit raster line counter and CB13 is from register 24 (\$18). The video matrix counter steps through the same 40 locations for eight raster lines, continuing to the next 40 locations every eighth line, while the raster counter increments once for each horizontal video line (raster line). This addressing results in each eight sequential memory locations being formatted as an 8 \times 8 dot block on the video display.

STANDARD BIT MAP MODE (BMM = 1, MCM = 0)

When standard bit map mode is in use, the color information is derived only from the data stored in the video matrix (the color nybble is disregarded). The 8 bits are divided into two 4-bit nybbles which allow two colors to be independently selected in each 8×8 dot block. When a bit in the display memory is a "0" the color of the output dot is set by the least significant (lower) nybble (LSN). Similarly, a display memory bit of "1" selects the output color determined by the MSN (upper nybble).

BIT	DISPLAY COLOR		
0	Lower nybble of video matrix pointer		
- 1	Upper nybble of video matrix pointer		

MULTI-COLOR BIT MAP MODE (BMM = MCM = 1)

Multi-colored bit map mode is selected by setting the MCM bit in register 22 (\$16) to a "1" in conjunction with the BMM bit. Multi-color mode uses the same memory access sequences as standard bit map mode, but interprets the dot data as follows:

BIT PAIR	DISPLAY COLOR
00	Background #0 color (register 33 (\$21))
01	Upper nybble of video matrix pointer
10	Lower nybble of video matrix pointer
11	Video matrix color nybble

Note that the color nybble (DB11–DB8) IS used for the multi-color bit map mode. Again, as two bits are used to select one dot color, the

440 APPENDIX N

horizontal dot size is doubled, resulting in a screen resolution of 160H \times 200V. Utilizing multi-color bit map mode, three independently selected colors can be displayed in each 8×8 block in addition to the background color.

MOVABLE OBJECT BLOCKS

The movable object block (MOB) is a special type of character which can be displayed at any one position on the screen without the block constraints inherent in character and bit map mode. Up to 8 unique MOBs can be displayed simultaneously, each defined by 63 bytes in memory which are displayed as a 24×21 dat array (shown below). A number of special features make MOBs especially suited for video graphics and game applications.

MOB DISPLAT BLOCK				
BYTE	BYTE	BYTE		
00	01	02		
03	04	05		
•	•			
•				
· ·	•			
57	58	59		
60	61	62		

ENABLE

Each MOB can be selectively enabled for display by setting its corresponding enable bit (MnE) to "1" in register 21 (\$15). If the MnE bit is "0," no MOB operations will occur involving the disabled MOB.

POSITION

Each MOB is positioned via its X and Y position register (see register map) with a resolution of 512 horizontal and 256 vertical positions. The

> APPENDIX N 441

position of a MOB is determined by the upper-left corner of the array. X locations 23 to 347 (\$17-\$157) and Y locations 50 to 249 (\$32-\$F9) are visible. Since not all available MOB positions are entirely visible on the screen, MOBs may be moved smoothly on and off the display screen.

COLOR

Each MOB has a separate 4-bit register to determine the MOB color. The two MOB color modes are:

STANDARD MOB (MnMC = 0)

In the standard mode, a "0" bit of MOB data allows any background data to show through (transparent) and a "1" bit is displayed as the MOB color determined by the corresponding MOB Color register.

MULTI-COLOR MOB (MnMC = 1)

Each MOB can be individually selected as a multi-color MOB via MnMC bits in the MOB Multi-color register 28 (\$1C). When the MnMC bit is "1," the corresponding MOB is displayed in the multi-color mode. In the multi-color mode, the MOB data is interpreted in pairs (similar to the other multi-color modes) as follows:

BIT PAIR	COLOR DISPLAYED
00	Transparent
01	MOB Multi-color #0 (register 37 (\$25))
10	MOB Color (registers 39-46 (\$27-\$2E))
11	MOB Multi-color #1 (register 38 (\$26))

Since two bits of data are required for each color, the resolution of the MOB is reduced to 12×21 , with each horizontal dot expanded to twice standard size so that the overall MOB size does not change. Note that up to 3 colors can be displayed in each MOB (in addition to transparent) but that two of the colors are shared among all the MOBs in the multicolor mode.

442 APPENDIX N

MAGNIFICATION

Each MOB can be selectively expanded $(2\times)$ in both the horizontal and vertical directions. Two registers contain the control bits (MnXE, MnYE) for the magnification control:

REGISTER

FUNCTION

23 (\$17) Horizontal expand MnXE—"1"=expand; "0"=normal 29 (\$1D) Vertical expand MnYE—"1"=expand; "0"=normal

When MOBs are expanded, no increase in resolution is realized. The same 24×21 array (12×21 if multi-colored) is displayed, but the overall MOB dimension is doubled in the desired direction (the smallest MOB dot may be up to $4 \times$ standard dot dimension if a MOB is both multi-colored and expanded).

PRIORITY

The priority of each MOB may be individually controlled with respect to the other displayed information from character or bit map modes. The priority of each MOB is set by the corresponding bit (MnDP) of register 27 (S1B) as follows:

REG BIT PRIORITY TO CHARACTER OR BIT MAP DATA

 Non-transparent MOB data will be displayed (MOB in front)
 Non-transparent MOB data will be displayed only instead of Bkgd #0 or multi-color bit pair 01 (MOB behind)

	HOD DISTERI DAIA I RIVAITI				
$M_n DP = 1$	MnDP = 0				
MOBn	Foreground				
Foreground	MOBn				
Background	Background				

MOB-DISPLAY DATA PRIORITY

MOB data bits of "0" ("00" in multi-color mode) are transparent, always permitting any other information to be displayed.

The MOBs have a fixed priority with respect to each other, with MOB 0 having the highest priority and MOB 7 the lowest. When MOB data (except transparent data) of two MOBs are coincident, the data from the lower number MOB will be displayed. MOB vs. MOB dota is prioritized before priority resolution with character or bit map data.

COLLISION DETECTION

Two types of MOB collision (coincidence) are detected, MOB to MOB collision and MOB to display data collision:

- A collision between two MOBs occurs when non-transparent output data of two MOBs are coincident. Coincidence of MOB transparent areas will not generate a collision. When a collision occurs, the MOB bits (MnM) in the MOB-MOB COLLISION register 30 (\$1E) will be set to "1" for both colliding MOBs. As a collision between two (or more) MOBs occurs, the MOB-MOB collision bit for each collided MOB will be set. The collision bits remain set until a read of the collision register, when all bits are automatically cleared. MOBs collisions are detected even if positioned off-screen.
- 2) The second type of collision is a MOB-DATA collision between a MOB and foreground display data from the character or bit map modes. The MOB-DATA COLLISION register 31 (\$1F) has a bit (MnD) for each MOB which is set to "1" when both the MOB and non-background display data are coincident. Again, the coincidence of only transparent data does not generate a collision. For special applications, the display data from the 0-1 multicolor bit pair also does not cause a collision. This feature permits their use as background display data without interfering with true MOB collisions. A MOB-DATA collision can occur off-screen in the horizontal direction if actual display data has been scrolled to an off-screen position (see scrolling). The MOB-DATA COLLISION register also automatically clears when read.
The collision interrupt latches are set whenever the first bit of either register is set to "1." Once any collision bit within a register is set high, subsequent collisions will not set the interrupt latch until that collision register has been cleared to all "0s" by a read.

MOB MEMORY ACCESS

The data for each MOB is stored in 63 consecutive bytes of memory. Each block of MOB data is defined by a MOB pointer, located at the end of the VIDEO MATRIX. Only 1000 bytes of the video matrix are used in the normal display modes, allowing the video matrix locations 1016-1023 (VM base+\$3F8 to VM base+\$3FF) to be used for MOB pointers 0-7, respectively. The eight-bit MOB pointer from the video matrix together with the six bits from the MOB byte counter (to address 63 bytes) define the entire 14-bit address field:

A13	A12	A11	A10	A09	A08	A07	A06	A05	A04	A03	A02	A01	A00
MP7	MP6	MP5	MP4	MP3	MP2	MP1	MPO	MC5	MC4	мсэ	MC2	MC1	MC0

Where MPx are the MOB pointer bits from the video matrix and MCx are the internally generated MOB counter bits. The MOB pointers are read from the video matrix at the end of every raster line. When the Y position register of a MOB matches the current raster line count, the actual fetches of MOB data begin. Internal counters automatically step through the 63 bytes of MOB data, displaying three bytes on each raster line.

OTHER FEATURES

SCREEN BLANKING

The display screen may be blanked by setting the DEN bit in register 17 (\$11) to a "0." When the screen is blanked, the entire screen will be filled with the exterior color as set in register 32 (\$20). When blanking is active, only transparent (Phase 1) memory accesses are required, permitting full processor utilization of the system bus. MOB data, however, will be accessed if the MOBs are not also disabled. The DEN bit must be set to "1" for normal video display.

ROW/COLUMN SELECT

The normal display consists of 25 rows of 40 characters (or character regions) per row. For special display purposes, the display window may be reduced to 24 rows and 38 characters. There is no change in the format of the displayed information, except that characters (bits) adjacent to the exterior border area will now be covered by the border. The select bits operate as follows:

RSEL	NUMBER OF ROWS	CSEL	NUMBER OF COLUMNS
0	24 rows	0	38 columns
1	25 rows	1	40 columns

The RSEL bit is in register 17 (\$11) and the CSEL bit is in register 22 (\$16). For standard display the larger display window is normally used, while the smaller display window is normally used in conjunction with scrolling.

SCROLLING

The display data may be scrolled up to one entire character space in both the horizontal and vertical direction. When used in conjunction with the smaller display window (above), scrolling can be used to create a smooth panning motion of display data while updating the system memory only when a new character row (or column) is required. Scrolling is also used to center a fixed display within the display window.

BITS	REGISTER	FUNCTION	
X2,X1,X0	22 (\$16)	Horizontal Position	_
Y2,Y1,Y0	17 (\$11)	Vertical Position	

LIGHT PEN

The light pen input latches the current screen position into a pair of registers (LPX,LPY) on a low-going edge. The X position register 19 (\$13) will contain the 8 MSB of the X position at the time of transition. Since the X position is defined by a 512-state counter (9 bits) resolution to 2 horizontal dots is provided. Similarly, the Y position is latched to its reg-

446 APPENDIX N

ister 20 (\$14) but here 8 bits provide single raster resolution within the visible display. The light pen latch may be triggered only once per frame, and subsequent triggers within the same frame will have no effect. Therefore, you must take several samples before turning the light pen to the screen (3 or more samples, average), depending upon the characteristics of your light pen.

RASTER REGISTER

The raster register is a dual-function register. A read of the raster register 18 (\$12) returns the lower 8 bits of the current raster position (the MSB-RC8 is located in register 17 (\$11)). The raster register can be interrogated to implement display changes outside the visible area to prevent display flicker. The visible display window is from raster 51 through raster 251 (\$033-\$0FB). A write to the raster bits (including RC8) is latched for use in an internal raster compare. When the current raster matches the written value, the roster interrupt latch is set.

INTERRUPT REGISTER

The interrupt register shows the status of the four sources of interrupt. An interrupt latch in register 25 (\$19) is set to "1" when an interrupt source has generated an interrupt request. The four sources of interrupt are:

BIT	BIT	WHEN SET
IRST	ERST	Set when (raster count) = (stored raster count)
IMDC	EMDC	Set by MOB-DATA collision register (first collision only)
IMMC	EMMC	Set by MOB-MOB collision register (first collision only)
ILP	ELP	Set by negative transition of LP input (once per frame)
IRQ	1	Set high by latch set and enabled (invert of IRQ/ output)

To enable an interrupt request to set the IRQ/ output to "0," the corresponding interrupt enable bit in register 26 (\$1A) must be set to "1." Once an interrupt latch has been set, the latch may be cleared only by writing a "1" to the desired latch in the interrupt register. This feature allows selective handling of video interrupts without software required to "remember" active interrupts.

DYNAMIC RAM REFRESH

A dynamic ram refresh controller is built in to the 6566/6567 devices. Five 8-bit row addresses are refreshed every raster line. This rate guarantees a maximum delay of 2.02 ms between the refresh of any single row address in a 128 refresh scheme. (The maximum delay is 3.66 ms in a 256 address refresh scheme.) This refresh is totally transparent to the system, since the refresh occurs during Phase 1 of the system clock. The 6567 generates both RAS/ and CAS/ which are normally connected directly to the dynamic rams. RAS/ and CAS/ are generated for every Phase 2 and every video data access (including refresh) so that external clock generation is not required.

THEORY OF OPERATION

SYSTEM INTERFACE

The 6566/6567 video controller devices interact with the system data bus in a special way. A 65XX system requires the system buses only during the Phase 2 (clock high) portion of the cycle. The 6566/6567 devices take advantage of this feature by normally accessing system memory during the Phase 1 (clock low) partion of the clock cycle. Therefore, operations such as character data fetches and memory refresh are totally transparent to the processor and do not reduce the processor throughput. The video chips provide the interface control signals required to maintain this bus sharing.

The video devices provide the signal AEC (address enable control) which is used to disable the processor address bus drivers allowing the video device to access the address bus. AEC is active low which permits direct connection to the AEC input of the 65XX family. The AEC signal is

normally activated during Phase 1 so that processor operation is not affected. Because of this bus "sharing," all memory accesses must be completed in 1/2 cycle. Since the video chips provide a 1-MHz clock (which must be used as system Phase 2), a memory cycle is 500 ns including address setup, data access and, data setup to the reading device.

Certain operations of the 6566/6567 require data at a faster rate than available by reading only during the Phase 1 time; specifically, the access of character pointers from the video matrix and the fetch of MOB data. Therefore, the processor must be disabled and the data accessed during the Phase 2 clock. This is accomplished via the BA (bus available) signal. The BA line is normally high but is brought low during Phase 1 to indicate that the video chip will require a Phase 2 data access. Three Phase-2 times are allowed after BA low for the processor to complete any current memory accesses. On the fourth Phase 2 after BA low, the AEC signal will remain low during Phase 2 as the video chip fetches data. The BA line is normally connected to the RDY input of a 65XX processor. The character pointer fetches occur every eighth raster line during the display window and require 40 consecutive Phase 2 accesses to fetch the video matrix pointers. The MOB data fetches require 4 memory accesses as follows:

PHASE	DATA	CONDITION
1	MOB Pointer	Every raster
2	MOB Byte 1	Each raster while MOB is displayed
1	MOB Byte 2	Each raster while MOB is displayed
2	MOB Byte 3	Each raster while MOB is displayed

The MOB pointers are fetched every other Phase 1 at the end of each raster line. As required, the additional cycles are used for MOB data fetches. Again, all necessary bus control is provided by the 6566/6567 devices.

MEMORY INTERFACE

The two versions of the video interface chip, 6566 and 6567, differ in address output configurations. The 6566 has thirteen fully decoded ad-

dresses for direct connection to the system address bus. The 6567 has multiplexed addresses for direct connection to 64K dynamic RAMs. The least significant address bits, A06–A00, are present on A06–A00 while RAS/ is brought low, while the most significant bits, A13–A08, are present on A05–A00 while CAS/ is brought low. The pins A11–A07 on the 6567 are static address outputs to allow direct connection of these bits to a conventional 16K (2K×8) ROM. (The lower order addresses require external latching.)

PROCESSOR INTERFACE

Aside from the special memory accesses described above, the 6566/ 6567 registers can be accessed similar to any other peripheral device. The following processor interface signals are provided:

DATA BUS (DB7-DB0)

The eight data bus pins are the bi-directional data port, controlled by CS/, RW, and Phase 0. The data bus can only be accessed while AEC and Phase 0 are high and CS/ is low.

CHIP SELECT (CS/)

The chip select pin, CS/, is brought low to enable access to the device registers in conjunction with the address and RW pins. CS/ low is recognized only while AEC and Phase 0 are high.

READ/WRITE (R/W)

The read/write input, R/W, is used to determine the direction of data transfer on the data bus, in conjunction with CS/. When R/W is high ("1") data is transferred from the selected register to the data bus output. When R/W is low ("0") data presented on the data bus pins is loaded into the selected register.

ADDRESS BUS (A05-A00)

The lower six address pins, A5–A0, are bi-directional. During a processor read or write of the video device, these address pins are inputs. The data on the address inputs selects the register for read or write as defined in the register map.

CLOCK OUT (PHO)

The clock output, Phase 0, is the 1-MHz clock used as the 65XX processor Phase 0 in. All system bus activity is referenced to this clock. The clock frequency is generated by dividing the 8-MHz video input clock by eight.

INTERRUPTS (IRQ/)

The interrupt output, IRQ/, is brought low when an enabled source of interrupt occurs within the device. The IRQ/ output is open drain, requiring an external pull-up resistor.

VIDEO INTERFACE

The video output signal from the 6566/6567 consists of two signals which must be externally mixed together. SYNC/LUM output contains all the video data, including horizontal and vertical syncs, as well as the luminance information of the video display. SYNC/LUM is open drain, requiring an external pull-up of 500 ohms. The COLOR output contains all the chrominance information, including the color reference burst and the color of all display data. The COLOR output is open source and should be terminated with 1000 ohms to ground. After appropriate mixing of these two signals, the resulting signal can directly drive a video monitor or be fed to a modulator for use with a standard television.

AEC	РНО	CS/	R/W	ACTION
0	0	х	х	PHASE 1 FETCH, REFRESH
0	1	х	X	PHASE 2 FETCH (PROCESSOR OFF)
1	0	х	х	NO ACTION
1	1	0	0	WRITE TO SELECTED REGISTER
1	1	0	1	READ FROM SELECTED REGISTER
1	1	1	х	NO ACTION

SUMMARY OF 6566/6567 BUS ACTIVITY







APPENDIX N 453

,
X7
Y7
X8
В
7
8
7
E
д,
YE
3 7 E YE

454 APPENDIX N

1 1 3

1.

1

24	(\$18)	VM13	VM12	VM11	VM10	CB13	CB12	CB11		Memory Pointers
25	(\$19)	IRQ	-	-	-	ILP	IMMC	IMBC	IRST	Interrupt Register
26	(\$1A)	-	_			ELP	EMMC	EMBC	ERST	Enable Interrupt
27	(\$1B)	M7DP	MODP	M5DP	M4DP	M3DP	M2DP	MIDP	MODP	MOB-DATA Priority
28	(\$1C)	M7MC	M6MC	M5MC	M4MC	M3MC	M2MC	MIMC	MOMC	MOB Multicolor Sel
29	(\$1D)	M7XE	M6XE	M5XE	M4XE	M3XE	M2XE	MIXE	MOXE	MOB X-expand
30	(\$1E)	M7M	M6M	M5M	M4M	M3M	M2M	MIM	MOM	MOB-MOB Collision
31	(\$1F)	M7D	M6D	M5D	M4D	M3D	M2D	MID	MOD	MOB-DATA Collision
32	(\$20)			_		EC3	EC2	EC1	EC0	Exterior Color
33	(\$21)	_	_	_	-	BOC3	BOC2	BOC1	BOCO	Bkgd #0 Color
34	(\$22)			-		B1C3	B1C2	B1C1	B1C0	Bkgd #1 Color
35	(\$23)	_	_	_	-	B2C3	B2C2	B2C1	B2C0	Bkgd #2 Color
36	(\$24)			_	-	B3C3	B3C2	B3C1	B3C0	Bkgd #3 Color
37	(\$25)		_	_	_	MM03	MM02	MM01	MM00	MOB Multicolor #0
38	(\$26)	-			_	MM13	MM12	MM11	MM10	MOB Multicolor #1
39	(\$27)	_		-	-	MOC3	M0C2	M0C1	MOCO	MOB 0 Color
40	(\$28)	-		—	_	M1C3	M1C2	M1C1	MICO	MOB 1 Color
41	(\$29)	_		-	-	M2C3	M2C2	M2C1	M2C0	MOB 2 Color
42	(\$2A)	_	;;	_		M3C3	M3C2	M3C1	M3C0	MOB 3 Color
43	(\$2B)	-		-	_	M4C3	M4C2	M4C1	M4C0	MOB 4 Color
44	(\$2C)	-	_	_		M5C3	M5C2	M5C1	M5C0	MOB 5 Color
45	(\$2D)	_			-	M6C3	M6C2	M6C1	M6C0	MOB 6 Color
46	(\$2E)	-		-	-	M7C3	M7C2	M7C1	M7C0	MOB 7 Color

NOTE: A dash indicates a no connect. All no connects are read as a "1."

455

COLOR CODES

.

D4	D3	D1	DO	HEX	DEC	COLOR
0	0	0	0	0	0	BLACK
0	0	0	1	1	1	WHITE
0	0	1	0	2	2	RED
0	0	1	1	3	3	CYAN
0	1	0	0	4	4	PURPLE
0	1	0	1	5	5	GREEN
0	1	1	0	6	6	BLUE
0	1	1	1	7	7	YELLOW
1	0	0	0	8	8	ORANGE
1	0	0	1	9	9	BROWN
1	0	1	0	A	10	LT RED
1	0	1	1	В	11	DARK GREY
1	1	0	0	С	12	MED GREY
1	1	0	1	D	13	LT GREEN
1	1	1	0	E	14	LT BLUE
1	1	1	1	F	15	LT GREY

456 APPENDIX N

APPENDIX O

6581 SOUND INTERFACE DEVICE (SID) CHIP SPECIFICATIONS

CONCEPT

The 6581 Sound Interface Device (SID) is a single-chip, 3-voice electronic music synthesizer/sound effects generator compatible with the 65XX and similar microprocessor families. SID provides wide-range, high-resolution control of pitch (frequency), tone color (harmonic content), and dynamics (volume). Specialized control circuitry minimizes software overhead, facilitating use in arcade/home video games and low-cost musical instruments.

FEATURES

- 3 TONE OSCILLATORS Range: 0-4 kHz
- 4 WAVEFORMS PER OSCILLATOR Triangle, Sawtooth, Variable Pulse, Noise
- 3 AMPLITUDE MODULATORS Range: 48 dB
- 3 ENVELOPE GENERATORS

 Exponential response
 Attack Rate: 2 ms-8 s
 Decay Rate: 6 ms-24 s
 Sustain Level: 0-peak volume
 Release Rate: 6 ms-24 s
- OSCILLATOR SYNCHRONIZATION
- RING MODULATION

- PROGRAMMABLE FILTER Cutoff range: 30 Hz-12 kHz 12 dB/octave Rolloff Low pass, Bandpass, High pass, Notch outputs Variable Resonance
- MASTER VOLUME CONTROL
- 2 A/D POT INTERFACES
- RANDOM NUMBER/MODULATION GENERATOR
- EXTERNAL AUDIO INPUT







DESCRIPTION

The 6581 consists of three synthesizer "voices" which can be used independently or in conjunction with each other (or external audio sources) to create complex sounds. Each voice consists of a Tone Oscillator/Waveform Generator, an Envelope Generator and an Amplitude Modulator. The Tone Oscillator controls the pitch of the voice over a wide range. The Oscillator produces four waveforms at the selected frequency, with the unique harmonic content of each waveform providing simple control of tone color. The volume dynamics of the oscillator are controlled by the Amplitude Modulator under the direction of the Envelope Generator. When triggered, the Envelope Generator creates an amplitude envelope with programmable rates of increasing and decreasing volume. In addition to the three voices, a programmable Filter is provided for generating complex, dynamic tone colors via subtractive synthesis.

SID allows the microprocessor to read the changing output of the third Oscillator and third Envelope Generator. These outputs can be used as a source of modulation information for creating vibrato, frequency/filter sweeps and similar effects. The third oscillator can also act as a random number generator for games. Two A/D converters are provided for interfacing SID with potentiometers. These can be used for "paddles" in a game environment or as front panel controls in a music synthesizer. SID can process external audio signals, allowing multiple SID chips to be daisy-chained or mixed in complex polyphonic systems.

SID CONTROL REGISTERS

There are 29 eight-bit registers in SID which control the generation of sound. These registers are either WRITE-only or READ-only and are listed below in Table 1.

			DDRESS			REG #				EA	TA				REG NAME	REG
	A4	A3	A ₂	A.1	Ag	(HEX)	07	De	05	D ₄	D ₃	D	D1	Dc	Voice 1	TYPE
0	0	С	0	0	0	00	F7	Fe	.= a	=4	-3	Fa	F ₁	=c	FITEQ LO	WRITE-ONLY
1	0	Э	0	0	1	01	F ₁₅	Fia	F13	F ₁₂	F1.	F16	Fg	=8	FEEQ HI	WRITE-ONLY
2	0	Э	0	1	0	02	PW ₇	PW6	PW5	PW4	PWV3	PWV2	PWV1	PVV ₀	PW LO	WRITE-ONLY
8	0	Э	0	1	1	03					PW-1	PW ₁₀	FWy	PW8	PW HI	WRITE-ONLY
4	0	3	1	0	0	04	NOISE	nn.	M	~~	TEST	HING	SYNC	GATE	CONTROL REG	WRITE-ONLY
5	0	С	1	0	1	05	ALK3	ALK ₂	AIK1	ALKO	DC13	DCY2	DOY1	DCY ₀	ATTACK DECAY	WRITE-ONLY
ĉ	0	Э	1	1	0	06	STN3	STN2	STN1	STNO	R_23	RL32	BL31	RLS ₀	SUSTAIN/RELEASE	WRITE-ONLY
											-				Voice 2	
1	υ	J	1	1	1	0r	F ₇	Fe	=5	=4	=3	=2	F ₁	Fc	FFEQ LO	WRITE-ONLY
0	0	1	0	0	0	06	F 15	F14	F13	F12	F ₁ .	F ₁₀	Fç	=8	FFEQ HI	WHILE-ONLY
9	0	1	0	0	1	09	PW ₇	PW6	PW ₅	PW ₄	PW ₃	PW2	FW1	PWU	PW LO	WHITE-ONLY
10	0	1	D	1	0	0A	-	-			PW ₁₁	PW10	PW ₉	PW ₀	PV/ HI	WRITE-ONLY
11	Ü	1	υ	1	1	OB	NOISE	nn	N	~	TEST	RING MOD	SYNC	GATE	CONTROL REG	WRITE-ONLY
12	0	1	1	0	0	oc	ATK3	ATK ₂	ATK ₁	ATKO	DCY3	DCY2	DCY1	DC*0	ATTACK/DECAY	WRITE-ONLY
13	0	1	1	0	1	OD	STNg	STN2	STN ₁	STNO	Ri Sg	Ri S ₂	RLS ₁	RLS ₀	SUSTAIN/RELEASE	WRITE-ONLY
															Voice 3	
14	0	1	1	1	0	02	F ₇	Γe	-5	F4	F3	F2	F1	Fc	FFEQ LO	WRITE-ONLY
15	0	1	1	1	1	0=	F 15	F14	F ₁₃	F12	Ft.	F 10	Fg	="e	FREQ HI	WRITE ONLY
16	1	0	0	0	0	10	FW ₇	PW ₆	PW ₆	PW ₄	PW ₃	PW ₂	PW ₁	PWo	PW LO	WRITE-ONLY
17	1	0	0	0	1	11	-		-	-	PW11	PW10	FVVg	PVV8	PW HI	WHITE-ONLY
18	1	0	0	1	0	12	NOISE		-21	~	TEST	RN3	SYNC	GATE	CONTROL REG	WRITE-ONLY
19	1	0	0	1	1	13 .	ATK3	ATK2	ATK ₁	ATK ₀	DCY3	DCY2	DCY1	DCYo	ATTACKIDECAY	WRITE-ONLY
20	1	0	1	0	0	14	STN3	STN2	STNI	STNO	FILS3	RLS ₂	FLS1	RLS ₀	SUSTAIN/RELEASE	WRITE-ONLY
															Filter	
21	1	0	1	0	1	15	-	-	-	-	-	FC ₂	FC ₁	FC ₀	FC LO	WRITE-ONLY
22	1	0	1	1	0	15	FC-0	FCa	FC ₃	FC7	FC ₈	FC ₅	FC4	FC ₃	FC HI	WRITE-ONLY
23	1	0	1	1	1	17	RE83	nes2	RES ₁	RES ₀	FILTEX	FILT S	FILT 2	FILT I	RES/FILT	WRITE-ONLY
24	1	1	0	0	0	18	3 OFF	HP	BP	LF	VOL3	VOLZ	VOL,	VOLO	MODEVOL	WRITE ONLY
															Misc.	
25	1	1	0	С	1	19	PX7	PX6	PX5	PX4	PX3	PX2	PX1	PX	POLX	READ-ONLY
26	1	1	0	1	0	14	PY7	PY	PY5	PY4	PY3	PY2	PY1	PY ₀	POT Y	READ-ONLY
27	1	1	0	1	1	1B	D7	3C	05	D4	O ₀	02	D.	O _C	OSC3/RAN DOM	READ-ONLY
28	1	1	1	С	0	10	E;	tę.	Es	E4	E.g.	Es	E-	Ec	ENV ₃	READ-ONLY

1

L

1

Table 1. SID Register Map

I

APPENDIX O 461

1

SID REGISTER DESCRIPTION

VOICE 1

FREQ LO/FREQ HI (Registers 00,01)

Together these registers form a 16-bit number which linearly controls the frequency of Oscillator 1. The frequency is determined by the following equation:

 $F_{out} = (F_n \times F_{c1k}/16777216) Hz$

Where F_n is the 16-bit number in the Frequency registers and F_{CIK} is the system clock applied to the $\phi 2$ input (pin 6). For a standard 1.0-MHz clock, the frequency is given by:

 $F_{out} = (F_n \times 0.059604645) Hz$

A complete table of values for generating 8 octaves of the equally tempered musical scale with concert A (440 Hz) tuning is provided in Appendix E. It should be noted that the frequency resolution of SID is sufficient for any tuning scale and allows sweeping from note to note (portamento) with no discernable frequency steps.

PW LO/PW HI (Registers 02,03)

Together these registers form a 12-bit number (bits 4-7 of PW HI are not used) which linearly controls the Pulse Width (duty cycle) of the Pulse waveform on Oscillator 1. The pulse width is determined by the following equation:

 $PW_{out} = (PW_n/40.95) \%$

Where PWn is the 12-bit number in the Pulse Width registers.

The pulse width resolution allows the width to be smoothly swept with no discernable stepping. Note that the Pulse waveform on Oscillator 1 must be selected in order for the Pulse Width registers to have any audible effect. A value of 0 or 4095 (\$FF) in the Pulse Width registers will produce a constant DC output, while a value of 2048 (\$800) will produce a square wave.

CONTROL REGISTER (Register 04)

This register contains eight control bits which select various options on Oscillator 1.

GATE (Bit 0): The GATE bit controls the Envelope Generator for Voice 1. When this bit is set to a one, the Envelope Generator is Gated (triggered) and the ATTACK/DECAY/SUSTAIN cycle is initiated. When the bit is reset to a zero, the RELEASE cycle begins. The Envelope Generator controls the amplitude of Oscillator 1 appearing at the audio output, therefore, the GATE bit must be set (along with suitable envelope parameters) for the selected output of Oscillator 1 to be audible. A detailed discussion of the Envelope Generator can be found at the end of this Appendix.

SYNC (Bit 1): The SYNC bit, when set to a one, synchronizes the fundamental frequency of Oscillator 1 with the fundamental frequency of Oscillator 3, producing "Hard Sync" effects.

Varying the frequency of Oscillator 1 with respect to Oscillator 3 produces a wide range of complex harmonic structures from Vaice 1 at the frequency of Oscillator 3. In order for sync to occur, Oscillator 3 must be set to some frequency other than zero but preferably lower than the frequency of Oscillator 1. No other parameters of Voice 3 have any effect on sync.

RING MOD (Bit 2): The RING MOD bit, when set to a one, replaces the Triangle waveform output of Oscillator 1 with a "Ring Modulated" combination of Oscillators 1 and 3. Varying the frequency of Oscillator 1 with respect to Oscillator 3 produces a wide range of non-harmonic overtone structures for creating bell or gong sounds and for special effects. In order for ring modulation to be audible, the Triangle waveform of Oscillator 1 must be selected and Oscillator 3 must be set to some frequency other than zero. No other parameters of Voice 3 have any effect on ring modulation.

TEST (Bit 3): The TEST bit, when set to a one, resets and locks Oscillator 1 at zero until the TEST bit is cleared. The Naise waveform output of Oscillator 1 is also reset and the Pulse waveform output is held at a DC level. Normally this bit is used for testing purposes, however, it can be used to synchronize Oscillator 1 to external events, allowing the generation of highly complex waveforms under real-time software control.

(**Bit 4**): When set to a one, the Triangle waveform output of Oscillator 1 is selected. The Triangle waveform is low in harmonics and has a mellow, flute-like quality.

(Bit 5): When set to a ane, the Sawtooth waveform output of Oscillator 1 is selected. The Sawtooth waveform is rich in even and odd harmonics and has a bright, brassy quality.

(Bit 6): When set to a one, the Pulse waveform output of Oscillator 1 is selected. The harmonic content of this waveform can be adjusted by the Pulse Width registers, producing tone qualities ranging from a bright, hollow square wave to a nasal, reedy pulse. Sweeping the pulse width in real-time produces a dynamic "phasing" effect which adds a sense of motion to the sound. Rapidly jumping between different pulse widths can produce interesting harmonic sequences.

NOISE (Bit 7): When set to a one, the Noise output waveform of Oscillator 1 is selected. This output is a random signal which changes at the frequency of Oscillator 1. The sound quality can be varied from a low rumbling to hissing white noise via the Oscillator 1 Frequency registers. Noise is useful in creating explosions, gunshots, jet engines, wind, surf and other unpitched sounds, as well as snare drums and cymbals. Sweeping the oscillator frequency with Noise selected produces a dramatic rushing effect.

One of the output waveforms must be selected for Oscillator 1 to be audible, however, it is NOT necessary to de-select waveforms to silence the output of Voice 1. The amplitude of Voice 1 at the final output is a function of the Envelope Generator only.

NOTE: The oscillator output waveforms are NOT additive. If mare than one output waveform is selected simultaneously, the result will be a logical ANDing of the waveforms. Although this technique can be used to generate additional waveforms beyond the four listed abave, it must be used with care. If any other waveform is selected while Noise is on, the Noise output can "lock up." If this occurs, the Noise output will remain silent until reset by the TEST bit or by bringing RES (pin 5) low.

ATTACK/DECAY (Register 05)

Bits 4–7 of this register (ATK0–ATK3) select 1 of 16 ATTACK rates for the Voice 1 Envelope Generator. The ATTACK rate determines how rapidly the output of Voice 1 rises from zero to peak amplitude when the Envelope Generator is Gated. The 16 ATTACK rates are listed in Table 2.

Bits 0-3 (DCY0-DCY3) select 1 of 16 DECAY rates for the Envelope Generator. The DECAY cycle follows the ATTACK cycle and the DECAY rate determines how rapidly the output falls from the peak amplitude to the selected SUSTAIN level. The 16 DECAY rates are listed in Table 2.

SUSTAIN/RELEASE (Register 06)

Bits 4–7 of this register (STNO–STN3) select 1 of 16 SUSTAIN levels for the Envelope Generator. The SUSTAIN cycle follows the DECAY cycle and the output of Voice 1 will remain at the selected SUSTAIN amplitude as long as the Gate bit remains set. The SUSTAIN levels range from zero to peak amplitude in 16 linear steps, with a SUSTAIN value of 0 selecting zero amplitude and a SUSTAIN value of 15 (\$F) selecting the peak amplitude. A SUSTAIN value of 8 would cause Voice 1 to SUSTAIN at an amplitude one-half the peak amplitude reached by the ATTACK cycle.

Bits 0-3 (RLS0-RLS3) select 1 of 16 RELEASE rates for the Envelope Generator. The RELEASE cycle follows the SUSTAIN cycle when the Gate bit is reset to zero. At this time, the output of Voice 1 will fall from the SUSTAIN amplitude to zero amplitude at the selected RELEASE rate. The 16 RELEASE rates are identical to the DECAY rates.

NOTE: The cycling of the Envelope Generator can be altered at any point via the Gate bit. The Envelope Generator can be Gated and Released without restriction. For example, if the Gate bit is reset before the anvelope has finished the ATTACK cycle, the RELEASE cycle will immediately begin, starting from whatever amplitude had been reached. If the envelope is then Gated again (before the RELEASE cycle has reached zero amplitude); another ATTACK cycle will begin, starting from whatever amplitude had been reached. This technique can be used to generate complex amplitude envelopes via real-time software control.

V	ALUE	ATTACK RATE	DECAY/RELEASE RATE
DEC	C (HEX)	(Time/Cycle)	(Time/Cycle)
0	(0)	2 ms	6 ms
1	(1)	8 ms	24 ms
2	(2)	16 ms	48 ms
3	(3)	24 ms	72 ms
4	(4)	38 ms	114 ms
5	(5)	56 ms	168 ms
6	(6)	68 ms	204 ms
7	(7)	80 ms	240 ms
8	(8)	100 ms	300 ms
9	(9)	250 ms	750 ms
10	(A)	500 ms	1.5 s
11	(B)	800 ms	2.4 s
12	(C)	1 s	3 s
13	(D)	3 s	9 s
14	(E)	5 s	15 s
15	(F)	8 s	.24 s

Table 2. Envelope Rates

NOTEEnvelope rates are based on a 1.0-MHz ϕ 2 clock. For other ϕ 2 frequencies, multiply the given rate by 1 MHz/ ϕ 2. The rates refer to the amount of time per cycle. For example, given an ATTACK value of 2, the ATTACK cycle would take 16 ms to rise from zero to peak amplitude. The DECAY/RELEASE rates refer to the amount of time these cycles would take to fall from peak amplitude to zero.

VOICE 2

Registers 07-\$0D control Voice 2 and are functionally identical to registers 00-06 with these exceptions:

- 1) When selected, SYNC synchronizes Oscillator 2 with Oscillator 1.
- 2) When selected, RING MOD replaces the Triangle output of Oscillator 2 with the ring modulated combination of Oscillators 2 and 1.

VOICE 3

Registers 0E-14 control Voice 3 and are functionally identical to registers 00-06 with these exceptions:

- 1) When selected, SYNC synchronizes Oscillator 3 with Oscillator 2.
- When selected, RING MOD replaces the Triangle output of Oscillator 3 with the ring modulated combination of Oscillators 3 and 2.

Typical operation of a voice consists of selecting the desired parameters: frequency, waveform, effects (SYNC, RING MOD) and envelope rates, then gating the voice whenever the sound is desired. The sound can be sustained for any length of time and terminated by clearing the Gate bit. Each voice can be used separately, with independent parameters and gating, or in unison to create a single, powerful voice. When used in unison, a slight detuning of each oscillator or tuning to musical intervals creates a rich, animated sound.

FILTER

FC LO/FC HI (Registers \$15,\$16)

Together these registers form an 11-bit number (bits 3–7 of FC LO are not used) which linearly controls the Cutoff (or Center) Frequency of the programmable Filter. The approximate Cutoff Frequency ranges from 30 Hz to 12 KHz.

RES/FILT (Register \$17)

Bits 4 7 of this register (RESO-RES3) control the resonance of the filter. Resonance is a peaking effect which emphasizes frequency components at the Cutoff Frequency of the Filter, causing a sharper sound. There are 16 resonance settings ranging linearly from no resonance (0) to maximum resonance (15 or F). Bits 0-3 determine which signals will be routed through the Filter:

FIT 1 (Bit 0): When set to a zera, Voice 1 appears directly at the audio output and the Filter has no effect on it. When set to a one, Voice 1 will be processed through the Filter and the harmonic content of Voice 1 will be altered according to the selected Filter parameters.

FILT 2 (Bit 1): Same as bit 0 for Voice 2.

FILT 3 (Bit 2): Same as bit 0 for Voice 3.

FILTEX (Bit 3): Same as bit 0 for External audio input (pin 26).

MODE/VOL (Register \$18)

Bits 4–7 of this register select various Filter mode and output options:

LP (Bit 4): When set to a one, the Low-Pass output of the Filter is selected and sent to the audio output. For a given Filter input signal, oll frequency components below the Filter Cutoff Frequency are passed unaltered, while all frequency components above the Cutoff are attenuated at a rate of 12 dB/Octave. The Low-Pass made produces full-bodied sounds.

BP (**Bit 5**): Same as bit 4 for the Bandpass output. All frequency components above and below the Cutoff are attenuated at a rate of 6 dB/Octave. The Bandpass mode produces thin, open sounds.

HP (**Bit 6**): Same as bit 4 for the High-Pass output. All frequency components above the Cutoff are passed unaltered, while all frequency components below the Cutoff are attenuated at a rate of 12 dB/Octave. The High-Pass mode produces tinny, buzzy sounds.

3 OFF (Bit 7): When set to a one, the output of Voice 3 is disconnected from the direct audio path. Setting Voice 3 to bypass the Filter (FILT 3 = 0) and setting 3 OFF to a one prevents Voice 3 from reaching the audio output. This allows Voice 3 to be used for modulation purposes without any undesirable output.

NOTE: The Filter output modes ARE additive and multiple Filter modes may be selected simultaneously. For example, both LP and HP modes can be selected to produce a Notch (or Band Reject) Filter response. In order for the Filter to have any audible effect, at least one Filter output must be selected and at least one Voice must be routed through the Filter. The Filter is, perhaps, the most important element in SID as it allows the generation of complex tone colors via subtractive synthesis (the Filter is used to eliminate specific frequency components from a harmonically rich input signal). The best results are achieved by varying the Cutoff Frequency in real-time.

Bits 0-3 (VOL0-VOL3) select 1 of 16 overall Volume levels for the final composite audio output. The output volume levels range from no output (0) to maximum volume (15 or \$F) in 16 linear steps. This control can be used as a static volume control for balancing levels in multi-chip systems or for creating dynamic volume effects, such as Tremolo. Some Volume level other than zero must be selected in order for SID to produce any sound.

MISCELLANEOUS

POTX (Register \$19)

This register allows the microprocessor to read the position of the potentiometer tied to POTX (pin 24), with values ranging from 0 at minimum resistance, to 255 (\$FF) at maximum resistance. The value is always valid and is updated every 512 ϕ 2 clock cycles. See the Pin Description section for information on pot and capacitor values.

POTY (Register \$1A)

Same as POTX for the pot tied to POTY (pin 23).

OSC 3/RANDOM (Register \$1B)

This register allows the microprocessor to read the upper 8 output bits of Oscillator 3. The character of the numbers generated is directly related to the waveform selected. If the Sawtooth waveform of Oscillator 3 is selected, this register will present a series of numbers incrementing from 0 to 255 (\$FF) at a rate determined by the frequency of Oscillator 3. If the Triangle waveform is selected, the output will increment from 0 up to 255, then decrement down to 0. If the Pulse waveform is selected, the output will jump between 0 and 255. Selecting the Noise waveform will produce a series of random numbers, therefore, this register can be used as a random number generator for games. There are numerous timing and sequencing applications for the OSC 3 register, however, the chief function is probably that of a modulation generator. The numbers generated by this register can be added, via software, to the Oscillator or Filter Frequency registers or the Pulse Width registers in real-time. Many dynamic effects can be generated in this manner. Siren-like sounds can be created by adding the OSC 3 Sawtooth output to the frequency control of another oscillator. Synthesizer "Sample and Hold" effects can be produced by adding the OSC 3 Noise output to the Filter Frequency control registers. Vibrato can be produced by setting Oscillator 3 to a frequency around 7 Hz and adding the OSC 3 Triangle output (with proper scaling) to the Frequency control of another oscillator. An unlimited range of effects are available by altering the freguency of Oscillator 3 and scaling the OSC 3 output. Normally, when Oscillator 3 is used for modulation, the audio output of Voice 3 should be eliminated (3 OFF - 1).

ENV 3 (Register S1C)

Same as OSC 3, but this register allows the microprocessor to read the output of the Vaice 3 Envelope Generator. This output can be added to the Filter Frequency to produce harmonic envelopes, WAH-WAH, and similar effects. "Phaser" sounds can be created by adding this output to the frequency control registers of an oscillator. The Voice 3 Envelope Generator must be Gated in order to produce any output from this register. The OSC 3 register, however, always reflects the changing output of the oscillator and is not affected in any way by the Envelope Generator.

SID PIN DESCRIPTION

CAP1A,CAP1B, (Pins 1,2)/ CAP2A,CAP2B (Pins 3,4)

These pins are used to connect the two integrating capacitors required by the programmable Filter. C1 connects between pins 1 and 2, C2 between pins 3 and 4. Both capacitors should be the same value. Normal operation of the Filter over the audio range (approximately 30 Hz-12 kHz) is accomplished with a value of 2200 pF for C1 and C2. Polystyrene capacitors are preferred and in complex polyphonic systems, where many SID chips must track each other, matched capacitors are recommended.

The frequency range of the Filter can be tailored to specific applications by the choice of capacitor values. For example, a low-cost game may not require full high-frequency response. In this case, larger values for C1 and C2 could be chosen to provide more control over the bass frequencies of the Filter. The maximum Cutoff Frequency of the Filter is given by:

$$FC_{max} = 2.6E - 5/C$$

Where C is the capacitor value. The range of the Filter extends 9 octaves below the maximum Cutoff Frequency.

RES (Pin 5)

This TTL-level input is the reset control for SID. When brought low for at least ten $\phi 2$ cycles, all internal registers are reset to zero and the audio output is silenced. This pin is normally connected to the reset line of the microprocessor or a power-on-clear circuit.

φ2 (Pin 6)

This TTL-level input is the master clock for SID. All oscillator frequencies and envelope rates are referenced to this clock. ϕ 2 also controls data transfers between SID and the microprocessor. Data can only be transferred when ϕ 2 is high. Essentially, ϕ 2 acts as a high-active chip select as far as data transfers are concerned. This pin is normally connected to the system clock, with a nominal operating frequency of 1.0 MHz.

R/W (Pin 7)

This TTL-level input controls the direction of data transfers between SID and the microprocessor. If the chip select conditions have been met, a high on this line allows the microprocessor to Read data from the selected SID register and a low allows the microprocessor to Write data into the selected SID register. This pin is normally connected to the system Read/Write line.

CS (Pin 8)

This TTL-level input is a low active chip select which controls data transfers between SID and the microprocessor. CS must be low for any transfer. A Read from the selected SID register can only occur if CS is low, $\phi 2$ is high and R/W is high. A Write to the selected SID register can only occur if CS is low, $\phi 2$ is high and R/W is low. This pin is normally connected to address decoding circuitry, allowing SID to reside in the memory map of a system.

A0-A4 (Pins 9-13)

These TTL-level inputs are used to select one of the 29 SID registers. Although enough addresses are provided to select 1 of 32 registers, the remaining three register locations are not used. A Write to any of these three locations is ignored and a Read returns invalid data. These pins are normally connected to the corresponding address lines of the microprocessor so that SID may be addressed in the same monner as memory.

GND (Pin 14)

For best results, the ground line between SID and the power supply should be separate from ground lines to other digital circuitry. This will minimize digital noise at the audio output.

DO-D7 (Pins 15-22)

These bidirectional lines are used to transfer data between SID and the microprocessor. They are TTL compatible in the input mode and capable of driving 2 TTL loads in the output mode. The data buffers are usually in the high-impedance off state. During a Write operation, the data buffers remain in the off (input) state and the microprocessor supplies data to SID over these lines. During a Read operation, the data buffers turn on and SID supplies data to the microprocessor over these lines. The pins are normally connected to the corresponding data lines of the microprocessor.

POTX, POTY (Pins 24,23)

These pins are inputs to the A/D converters used to digitize the position of potentiameters. The conversion process is based on the time constant of a capacitor tied from the POT pin to ground, charged by a potentiameter tied from the POT pin to ± 5 volts. The component values are determined by:

$$RC = 4.7E - 4$$

Where R is the maximum resistance of the pot and C is the capacitor.

The larger the capacitor, the smaller the POT value jitter. The recommended values for R and C are 470 k Ω and 1000 pF. Note that a separate pot and cap are required for each POT pin.

V_{cc} (Pin 25)

As with the GND line, a separate ± 5 VDC line should be run between SID V_{CC} and the power supply in order to minimize noise. A bypass capacitor should be located close to the pin.

EXT IN (Pin 26)

This analog input allows external audio signals to be mixed with the audio output of SID or processed through the Filter. Typical sources include voice, guitar, and organ. The input impedance of this pin is on the order of 100 k Ω . Any signal applied directly to the pin should ride at a DC level of 6 volts and should not exceed 3 volts p-p. In order to pre-

vent any interference caused by DC level differences, external signals should be AC-coupled to EXT IN by an electrolytic capacitor in the 1–10 μ F range. As the direct audio path (FILTEX=0) has unity gain, EXT IN can be used to mix outputs of many SID chips by daisy-chaining. The number of chips that can be chained in this manner is determined by the amount of noise and distortion allowable at the final output. Note that the output Volume control will affect not only the three SID voices, but also any external inputs.

AUDIO OUT (Pin 27)

This open-source buffer is the final audio output of SID, comprised of the three SID voices, the Filter and any external input. The output level is set by the output Volume control and reaches a maximum of 2 volts p-pat a DC level of 6 volts. A source resistor from AUDIO OUT to ground is required for proper operation. The recommended resistance is 1 k Ω for a standard output impedance.

As the output of SID rides at a 6-volt DC level, it should be ACcoupled to any audio amplifier with an electrolytic capacitor in the 1-10 μ F range.

V_{DD} (Pin 2B)

As with $V_{CC},\,\alpha$ separate ± 12 VDC line should be run to SID V_{DD} and a bypass capacitor should be used.

6581 SID CHARACTERISTICS

RATING	SYMBOL	VALUE	UNITS
Supply Voltage	VDD	-0.3 to +17	VDC
Supply Voltage	Vcc	-0.3 to +7	VDC
Input Voltage (analog)	Vina	-0.3 to +17	VDC
Input Voltage (digital)	Vinc	-0.3 to +7	VDC
Operating Temperature	TA	0 to +70	°C
Storage Temperature	T _{STG}	-55 to +150	°C

ABSOLUTE MAXIMUM RATINGS

ELECTRICAL CHARACTERISTICS (V_{DD} =12 VDC±5%, V_{CC} =5 VDC±5%, T_A =0 to 70° C)

CHARACTERISTIC		SYMBOL	MIN	TYP	MAX	UNITS
Input High Voltage Input Low Voltage	(RES, <i>ф</i> 2, R/W, CS, A0-A4, D0-D7)	V _{IH} V _{IL}	2 -0.3	=	V _{cc} 0.8	VDC VDC
Input Leakage Current Three-State (Off)	(RES, <i>ф</i> 2, R/W, CS, A0-A4; V _{in} =0-5 VDC) (D0-D7; V _{CC} =max)	I _{in} I _{тэі}	_	_	2.5 10	μΑ μΑ
Input Leakage Current	V _{in} =0.4-2.4 VDC					
Output High Voltage	(D0-D7; V _{CC} =min, I oad=200 μA)	V _{OH}	2.4	-	V _{CC} -0.7	VDC
Output Low Voltage	(D0-D7; V _{CC} =max, load=3.2 mA)	V _{OL}	GND	-	0.4	VDC
Output High Current	(D0-D7; Sourcing, V _{OH} =2.4 VDC)	I _{OH}	200	<u> </u>	-	μΑ

Output Low Current	(D0-D7; Sinking, V _{DL} =0.4 VDC)	I _{OL}	3.2	—	-	mA
Input Capacitance	(RES, ¢2, R/W, CS, A0-A4, D0-D7)	C _{in}	-	-	10	рF
Pot Trigger Voltage	(POTX, POTY)	V _{pot}	-	$V_{co}/2$	_	VDC
Pot Sink Current	(POTX, POTY)	I _{pot}	500	_	<u> </u>	μA
Input Impedance	(EXT IN)	Rin	100	150		kΩ
Audio Input Voltage	(EXT IN)	Vin	5.7	6 0.5	6.3 3	VDC VAC
Audio Output Voltage	(AUDIO OUT; 1 kΩ lood, volume=max) One Voice on: All Voices on:	Vout	5.7 0.4 1.0	6 0.5 1.5	6.3 0.6 2.0	VDC VAC VAC
Power Supply Current	(V _{DD})	IDD	-	20	25	mA
Power Supply Current	(V _{cc})	Icc	_	70	100	mA
Power Dissipation	(Total)	Pp	_	600	1000	mW

475

6581 SID TIMING



'TACC is measured from the latest occurring of $\varphi_2,$ CS, $A_0\text{-}A_4$

READ CYCLE

SYMBOL	NAME	MIN	TYP	MAX	UNITS
TCYC	Clock Cycle Time	1		20	μs
Tc	Clock High Pulse Width	450	500	10,000	ns
T_R, T_F	Clock Rise/Fall Time	_	-	25	ns
TRS	Read Set-Up Time	0		_	ns
TRH	Read Hold Time	0	_	-	ns
TACC	Access Time	_		300	ns
TAH	Address Hold Time	10	_	_	ns
TCH	Chip Select Hold Time	0	_	-	ns
TDH	Data Hold Time	20	_	_	ns



*T_{V/} is measured from the latest occurring of ϕ_2 , $\overrightarrow{\text{CS}}$. R/W.

WRITE CYCLE

~

. .

SYMBOL	NAME	MIN	TYP	MAX	UNITS
Tw	Write Pulse Width	300	_	·	ns
TWH	Write Hold Time	0	-	_	ns
TAWS	Address Set-up Time	0			ns
TAH	Address Hold Time	10	_		ns
Тсн	Chip Select Hold Time	0	-		ns
TVD	Valid Data	80	-	_	ns
TDH	Data Hold Time	10	_	_	ns

EQUAL-TEMPERED MUSICAL SCALE VALUES

The table in Appendix E lists the numerical values which must be stored in the SID Oscillator frequency control registers to produce the notes of the equal-tempered musical scale. The equal-tempered scale consists of an octave containing 12 semitones (notes): C,D,E,F,G,A,B and C#,D#,F#,G#,A#. The frequency of each semitone is exactly the 12th root of 2 ($\sqrt{22}$) times the frequency of the previous semitone. The table is based on a ϕ 2 clock of 1.02 MHz. Refer to the equation given in the Register Description for use of other master clock frequencies. The scale selected is concert pitch, in which A-4 = 440 Hz. Transpositions of this scale and scales other than the equal-tempered scale are also possible.

Although the table in Appendix E provides a simple and quick method for generating the equal-tempered scale, it is very memory inefficient as it requires 192 bytes for the table alone. Memory efficiency can be improved by determining the note value algorithmically. Using the fact that each note in an octave is exactly half the frequency of that note in the next actave, the note look-up table can be reduced from 96 entries to 12 entries, as there are 12 notes per octave. If the 12 entries (24 bytes) consist of the 16-bit values for the eighth actave (C-7 through B-7), then notes in lower octaves can be derived by choosing the appropriate note in the eighth octave and dividing the 16-bit value by two for each octave of difference. As division by two is nothing more than a right-shift of the value, the calculation can easily be accomplished by a simple software routine. Although note B-7 is beyond the range of the oscillators, this value should still be included in the table for calculation purposes (the MSB of B-7 would require a special software case, such as generating this bit in the CARRY before shifting). Each note must be specified in a form which indicates which of the 12 semitones is desired, and which of the eight octaves the semitone is in. Since four bits are necessary to select 1 of 12 semitones and three bits are necessary to select 1 of 8 octaves, the information can fit in one byte, with the lower nybble selecting the semitone (by addressing the look-up table) and the upper nybble being used by the division routine to determine how many times the table value must be right-shifted.

SID ENVELOPE GENERATORS

The four-part ADSR (ATTACK, DECAY, SUSTAIN, RELEASE) envelope generator has been proven in electronic music to provide the optimum trade-off between flexibility and ease of amplitude control. Appropriate selection of envelope parameters allows the simulation of a wide range of percussion and sustained instruments. The violin is a good example of a sustained instrument. The violinist controls the volume by bowing the instrument. Typically, the volume builds slowly, reaches a peok, then drops to an intermediate level. The violinist can maintain this level for as long as desired, then the volume is allowed to slowly die away. A "snapshot" of this envelope is shown below:



This volume envelope can be easily reproduced by the ADSR as shown below, with typical envelope rates:



Note that the tone can be held at the intermediate SUSTAIN level for as long as desired. The tone will not begin to die away until GATE is cleared. With minor alterations, this basic envelope can be used for brass and woodwinds as well as strings.

An entirely different form of envelope is produced by percussion instruments such as drums, cymbals and gongs, as well as certain keyboards such as pianos and harpsichords. The percussion envelope is characterized by a nearly instantaneous attack, immediately followed by a decay to zero volume. Percussion instruments cannot be sustained at a constant amplitude. For example, the instant a drum is struck, the sound reaches full volume and decays rapidly regardless of how it was struck. A typical cymbal envelope is shown below:



Note that the tone immediately begins to decay to zero amplitude after the peak is reached, regardless of when GATE is cleared. The amplitude envelope of pianos and harpsichords is somewhat more complicated, but can be generated quite easily with the ADSR. These instruments reach full volume when a key is first struck. The amplitude immediately begins to die away slowly as long as the key remains depressed. If the key is released before the sound has fully died away, the amplitude will immediately drop to zero. This envelope is shown below:



Note that the tone decays slowly until GATE is cleared, at which point the amplitude drops rapidly to zero.

The most simple envelope is that of the organ, When a key is pressed, the tone immediately reaches full volume and remains there. When the key is released, the tone drops immediately to zero volume. This envelope is shown below:

				\$
ATTACK:	0	2 ms		n.
DECAY:	0	6 ms		
SUSTAIN:	15 (\$F)		_	_
RELEASE:	0	6 ms	GATE	

The real power of SID lies in the ability to create original sounds rather than simulations of acoustic instruments. The ADSR is capable of creating envelopes which do not correspond to any "real" instruments. A good example would be the "backwards" envelope. This envelope is characterized by a slow attack and rapid decay which sounds very
much like an instrument that has been recorded on tape then played backwards. This envelope is shown below:



Many unique sounds can be created by applying the amplitude envelope of one instrument to the harmonic structure of another. This produces sounds similar to familiar acoustic instruments, yet notably different. In general, sound is quite subjective and experimentation with various envelope rates and harmonic contents will be necessary in order to achieve the desired sound.



APPENDIX O 481

APPENDIX P

GLOSSARY

ADSR Attack/Decay/Sustain/Release envelope. attack Rate at which musical note reaches peak volume. binary Base-2 number system. **Boolean operators** Logical operators. byte Memory location. CHROMA noise Color distortion. CIA Complex Interface Adapter. DDR Data Direction Register. decay Rate at which musical note falls from peak volume to sustain volume. decimal Base-10 number system. 0 Mathematical constant (approx. 2.71828183). envelope Shape of the volume of a note over time. FIFO First-In/First-Out. hexadecimal Base-16 number system. integer Whole number (without decimal point). jiffy clock Hardware interval timer. NMI Non-Maskable Interrupt. octal Base-B number system. operand Parameter. OS Operating System. Dot of resolution on the screen. pixel queue Single-file line. register Special memory storage location. release Rate at which a musical note falls from sustain volume to no volume. ROM Read-Only Memory. SID Sound Interface Device. signed numbers Plus or minus numbers. subscript Index variable sustain Volume level for sustain of musical note. syntax Programming sentence structure. truncated Cut off, eliminated (not rounded). VIC-II Video Interface Chip. video screen Television set.

482 APPENDIX P

INDEX

Abbreviations, BASIC Commands, Statemen's, and Functions, x, 29, 31-34, 374-375 ABS function, 31, 35, 374 Accessories, 335-371 Accumulator, 213 ACPTR, 272-274 ADC, 232, 235, 254 Addition, 3, 9 11, 16 Addressing, 211, 215-217, 411-413 A/D/S/R, 183-185, 189, 196-199 AND, 232, 235, 254 AND operator, 13-16, 31, 35-36, 374 Animction, xili, 153, 166 Applications, xili-xvi Arithmetic expressions, 10-12 Arithmetic operators, 10-12, 16 Arrays, 10-12, 44-45 ASC function, 31, 37, 374 ASCII character codes, 31, 38, 340, 374 ASL, 232, 236, 254 Assembler, 215, 218, 227, 310 ArcTaNgent function, 31, 39, 374 Attack, (see A/D/S/R) Bank selection, 101-102, 133 BASIC abbreviations, 29, 31-34, 374-375 BASIC commands, 31-34, 41, 58-60, 62, 81-82, 91 BASIC miscel oneous functions, 31-34, 43-44, 49, 55-57, 61. 59, 70, 80, 83-85, 89 BASIC rumeric functions, 31-35, 37-38, 42, 46-47, 49, 83-84, 88-89 BASIC operators, 3. 9 15, 31-36, 63-64, 68, 92 BASIC statements, 18-26, 31-34, 39-55, 57, 62-67, 69-79, 86-87, 92 BASIC string functions, 31-34, 38, 56, 61, 79, 87, 89 BASIC variables, 7-26 BCC, 232, 236, 254 BCS, 232, 236, 254 BEQ, 226-227, 232, 237, 254 Bibliography, 388-390 Binary, 69, 92, 108, 112, 216-217 Bit, 99-149, 290, 298, 300-301, 305, 343-357, 359 BIT, 232, 237, 254 Bit map mode, 121-130 Bit map mode, multicolor, 127-130 Bit mapping, 121 130 BMI, 232. 237, 254 BNE, 226-227, 232, 238, 254 Boolean arithmetic, 14 BPL, 232, 238, 254 Branches and testing, 226-227 BRK, 232, 238, 254 Buffer, keyboard, 93

Business aics, xiii-xvi BVC, 232, 239, 254 BVS, 232, 239, 254 Byte, 9, 104, 108, 117-119, 124-127, 196, 213, 218-220, 222-227, 260-263, 2/4, 278 279, 286, 292-293, 299, 307, 349, 357-359 Cassette port, 337, 340-342 Cassette, tabe recorder, xiii, 39-41, 65-67, 81-82, 91, 187, 192, 283, 293-294, 297, 320-321, 337-338, 340-342 Character PEEKs and POKEs, 104, 106, 109-111, 115, 118, 120-122, 127-130, 134-137, 150, 154-155, 159-161, 165-166 CHAREN, 260-261 CHKIN, 272-273, 275 CHKOUT, 272-273, 276 CHRGET, 272-273, 307-338 CHRIN, 272-273, 277 278 CHROUT, 2/2-273, 278-279 CHR\$ function, 24, 31, 37-38, 45, 50, 55, 75-76, 93-94, 97, 120, 156, 336 342, 374, 379-381 CINT, 272-273, 260 CIOUT, 272-273, 279-280 CLA.L, 272-273, 281 CLC. 232, 239, 254 CLD. 232, 240, 254 CLI, 232, 240, 254 Clock, 80, 89, 314, 329-332, 366, 405-408, 421-427, 431, 451 Clock timing diagram, 406-408 CLOSE, 272-273, 281-282 CLOSE statement, 31, 39-41, 348, 354, 374 CLR statement, 31, 39-40, 81, 109, 374 CLRCHN, 272 273, 282 CLR/HOME key, 220 CLV, 232, 24C, 254 CMD statement, 31, 40-41, 374 CMP, 232, 241, 254 Collision detect, 144-145, '80 Color adjustment, 113 Color combinations chart, 152 Color memory, 103 Color register, 117, 120, 128, 135-136, 179 Color screen, background, border, 115-119, 128, 135-137, 176, 179- 80 Commands, BASIC, 31-92 Commodore magazine, xvii-xviii, 390 Commodore 64 memory map, 310 Complement, wos, 63-64 Constants, floating-point, integer, string, 4.7, 46, 77-73 CONT nue command, 31. 41-42, 46, 81, 86, 374 ConTRoL key, 58, 72, 93-97, 171 COSine function, 31-34, 42, 374

CP/M, x, xiv, 363-371 CPX, 227, 232, 241, 254 CPY, 227, 232, 241, 254 Crunching BASIC programs, 24-27, 156 CuRSoR keys, 93-97, 336 DATASSETTETM recorder, (see cassette, tape recorder) DATA statement, 26, 31, 42-43, 76-77, 111-114, 164, 169, 174, 374 DEC, 232, 242, 254 Decay, (see A/D/S/R) DEFine Function statement, 31, 43-44, 374 DELete key, 71-72, 95-96 DEX, 226, 232, 242, 254 DEY, 226, 232, 242, 254 DIMension stotement, 9, 31, 44-45, 374 Direct mode, 3 Division, 3, 10-11 Edit mode, 93-97 Editor, screen, 93-97 END statement, 32, 46, 79, 93, 374 Envelope generator, (see A/D/S/R) EOR, 232, 243, 254 Equal, not-equal-to signs, 3, 9-12 Error messages, 306, 400-401 Expansion port(s). (also user port, serial port, RS-232 port), 335-371 EXPonent function, 32, 46, 374 Exponentiation, 5-6, 10, 12, 16 Files (ccssette), 40, 50, 55, 59-60, 65-66, 75, 84-85, 91, 337-338, 340-342 Files (disk), 40, 50, 55, 59-60, 65-66, 75, 84-85, 91, 337-338, 342 Filtering, 183, 189, 199-202 Fire button, joystick/paddle/lightpen, 328-329, 343-348 FOR statement, 20-21, 32, 39, 47 48, 62-63, 77-78, 86, 110, 155-156, 165-166, 169-171, 198-199, 309, 374 Football, 45 FREe function, 32, 49, 109, 374 Function function, 32, 47, 374 Functions, 31-34, 35, 37-38, 42, 46-47, 49, 56-57, 61, 69-70, 79-80, 83-85, 87-90, 374-375 Game controls and ports, 343-348 GET statement, 22-24, 32, 37, 49-50, 93, 374-375 GETIN, 272-273, 283 GET# statement, 32, 37, 50, 55, 65, 341-342, 348, 374 GOSUB statement, 32, 39, 51-52, 77, 79, 85, 374 GOTO (GO TO) statement, 32, 37, 48, 52-53, 64, 77, 81, 86, 374 Graphics keys, xiv-xv, 70-74, 95-96, 108 114

Graphics mode, bit mapped, 121-130 Graphics symbols, (see graphics keys) Greater than, equal to or, 3, 12-13, 16 Hexadecimal notation, 101, 209, 215-218 Hierarchy of operations, 16 IEEE-488 interface, (see serial port) IF . . . THEN statement, 32, 46-47, 49, 52-53, 64, 70, 86, 172-173, 180, 374 INC, 232, 243, 254 Income/expense program, 20-21 Indexed indirect, 224-225 Indexing, 223-225 Indirect indexed, 223-224 INPUT statement, 18-22, 32, 45, 53-55, 93, 374 INPUT# statement, 32, 55, 75, 86, 88, 90, 374 INSerT key, 72, 95-96 INTeger function, 32, 56, 80, 374 Integer, arrays, constants, variables, 4-5, 7-9 INX, 226-227, 232, 243, 254 INY, 226-227, 232, 244, 254 IOBASE, 272-273, 284 I/O Guide, 335-375 IOINIT, 272-273, 285 I/O Pinouts, 395-397 I/O Ports, 214, 260, 335-375 1/O Registers, 104-106, 212-214 I/O Stctements, 39, 50, 54-55, 65-67, 75 IRQ, 308 Joysticks, 343-345 JMP, 228-230, 232, 244, 254, 270, 308 JSR, 228-230, 233, 244, 255, 268, 270 KERNAL, 2, 94, 209, 228-230, 308, 268 306, 348-358 Keyboard, 93-98 Keywords, BASIC, 29-92 LDA, 218-220, 233, 245, 255 LDX, 233, 245, 255 LDY, 233, 246, 255 LEFT\$ function, 32, 56, 375 LENgth function, 32, 57, 375 Less than, equal to or, 3, 12-13, 16 LET statement, 32, 57, 375 LIST command, 32, 58, 375 LISTEN, 272-273, 285 LOAD, 272-273, 286 LOAD command, 32, 59-60, 370, 3/5 Loading programs from tape, disk, 59-60, 337-338, 340-342 LOGarithm function, 32, 61, 375 Lower case characters, 72-74, 105 LPX (LPY), 348 LSR, 233, 246, 255

Graphics mode, xiv-xv, 99-183

484 INDEX

- Machine language, 209-334, 411-413 Mask, 92 Mathematics formulas, 394 Mathematical symbols, 3, 6-17, 394 MFMBOT, 272-273, 237 Memcry maps, 212, 262-267, 272-273, 310-334 Memory map, abbreviated, 212 Memory recllocation, 101-103 MEMTOP, 272 273, 288 MID\$ function, 33, 61, 375 Modem, xiii-xviii, 339-340 Modulation, 183, 207-208 Multiplication, 3, 10-11 Music, 183-208 NEW command, 18, 33, 62, 111, 117, 185,
- 187, 375 NEXT command, 20-21, 33, 39, 47-48, 62-63, 77-78, 86, 110, 155-156, 165-166, 169-17", 198-199, 309, 375
- NOP, 233, 246, 255
- NOT operator, 13-16, 33, 63-64, 375
- Note types, 190
- Numeric variables, 7-8, 26
- ON (ON . . . GOTO/GOSUB) statement, 33, 64, 375
- OPEN, 272-273, 289
- OPEN statement, 33, 41, 65-67, 75-76, 85, 94. 337-339, 349-352, 375
- Operating system, 210-211
- Operators, arithmetic, 3, 9-12, 16 Operators, lagical, 13-16, 31-33, 35-37, 63-64, 68, 374-375
- Operators, relational, 3, 10-12, 16

OR operator, 13-26, 33. 68, 101-109, 104, 106, 115, 118, 120, 122, 126-127, 129, 134, 136-137, 375 ORA, 233, 247, 255

Parentheses, 3, 8, 30, 33, 83-34, 88, 375 PEEK function, 33, 69, 93, 101-102, 104, 106, 108-111, 115, 118, 120-122, 126-130, 134-137, 145, 150, 159-160, 176-177, 180, 185, 211, 361, 375 Peripherals, (see I/O Guide) PHA, 233, 247, 255 PHP, 233, 247, 255 Pinouts, (also see I/O Pinouts), 363, 395-397 PLA, 233, 248, 255 PLOT, 273, 290 PLP, 233, 248. 255 POKE stutement, 25, 33, 59-70, 94, 101-102, 104, 106, 109-111, 115-116 118, 120-123, 126-130, 134-137, 150, 153-161, 165-166, 168-170, 172-173, 177-178, 180, 184-186, 194, 193-199, 204-205, 211, 220, 309, 361, 375-376 Ports, I/O, 214, 335-375, 395-397

POSition function, 33, 70, 375 Power/Play, xvi, 390 PRINT stctement, 13-15, 18-22, 25, 33-54, 56-61, 63, 68-75, 79-80, 83-84, 87-89, 94-96, '09, 168, 171, 210, 213, 220, 375 PRINT# statement, 33, 40-41, 75-76, 85, 94, 337, 340-341, 348, 353, 375 Printer, xv, 338-339 Program counter, 214 Program mode, 3 Fromot, 45 Quotation marks, xi, 3, 23, 72, 95, 337 Quote mode, 72-73, 95-96 RAM, 49, 100-101, 104-105, 107-108, 110-111, 1'7, 122, 260-262, 269, 340 RAMTAS, 273, 291 Random numbers, 53, 80 RaNDom function, 33, 43, 53, 80, 375 Raster interrupt, 131, 150-152 RDTIM, 273, 291 READST, 273, 292 READ statement, 33, 42, 76-77, 111, 170, 309, 375 Release, (see A/D/S/R) Register map, CIA chip, 428 Register map, SID chip, 461 Register map, VIC chip. 454-455 REMark statement, 25-26, 33, 37-38, 4 -42, 45-46, 50, 77-78, 93-95, 101. 118, 198-199, 338, 340, 356, 375 Reserved words, (see Keywords, BASIC) RESTOR, 273, 293 RESTORE key, 22, 92, 126, 353 RESTORE statement, 33, 78, 375 RETURN key, 3, 18, 22. 41, 50-51, 74. 93-97, 154-155, 166, 217, 220, 336-337, 370 RETURN statement, 33, 51-52, 79, 85, 175, 375 ReVerSe ON. OFF keys, 97 RIGHT\$ function, 33, 79, 375 ROL, 233, 248, 255 ROM, 261, 268-269 ROM, character generator, 103-111, 134 ROR, 233, 249, 255 R5-232C. 335, 348-359 RTI, 233, 249, 255, 308 RTS, 233, 249, 255 RUN command, 33, 40, 59, 81, 113, 154, 375 RUN/STOP key, 22. 41-42, 52, 58, 86, 92, 126, 220, 353 SAVE, 273, 293-294 SAVE command, 34, 81-82, 375

- SBC, 233, 250, 255
- SCNKEY, 273, 295
- SCREEN, 273. 295-296

INDEX 485

Screen editor, 2, 94-97, 211 Screen memory, 102-103 Scrolling, 128-130, 166 SEC, 233, 250, 255 SECOND, 273, 296 SED, 233, 250, 255 SEI, 233, 251. 255 Serial port (IEEE-488), 262, 331, 333, 362-366, 432-433 SETLFS, 273, 297 SET/MSG, 273, 298 SETNAM, 273, 299 SETTIM, 273, 299-300 SETTMO, 273, 300-301 SGN function, 34, 83, 109, 375 SHIFT key, 4, 30, 72, 74, 94, 96-97, 168, 220 SID chip programming, xiv, 183-208 SID chip specifications, 457-481 SID chip memory map, 223-328 SINe function, 34, 83, 375 Sound waves, 186-187, 192-196 SPaCe function, 27, 34, 83-84, 336, 375 Sprites, x, xiv, 99-100, 131-149, 153-182 Sprite display priorities, 144, 161, 179 Sprite positioning, 137-143, 157-161, 177 SQuare Root Function, 34, 84, 375 STA, 221, 233, 251, 255 Stack pointer, 214, 222 STATUS function, 34, 84-85, 354, 375 Status register, 214, 354 STEP keyword, (see FOR . . . TO), 34, 86 STOP, 273, 301-302 STOP command, 34, 41, 86, 375 STOP key. (see RUN/STOP key) String arrays, constants, variables, 4, 69 String expressions, 9, 17 String operators, 9, 16-17 STR\$ function, 34, 87, 375 STX, 233, 251, 255 STY, 233, 252, 255 Subroutines, 222, 228-229, 270, 307

Subtraction, 3, 10-11, 16 Sustain, (see A/D/S/R) SYS statement, 34, 87, 121, 307, 375 TAB function, 27, 34, 45, 88, 336, 375 TANgert function, 34, 88, 375 TALK, 273, 302 TAX, 233, 252, 255 TAY, 233, 252, 255 THEN keyword, (see IF . . . THEN), 34 TIME function, 34, 89, 375 TIME\$ function, 34, 89, 375 TK\$A, 273, 302-303 TO keyword, (see FOR . . . TO), 34 TSX, 233, 253, 255 TXA, 229, 233, 253, 255 TXS, 233, 253, 255 TYA, 229, 233, 253, 255

UDTIM, 273, 303 UNLSN, 273, 304 UNTLK, 273, 304 User port, 355, 359-362 USR function, 34, 90, 307, 375

VALue function, 34, 90, 375 VECTOR, 273, 305-306 VERIFY command, 34, 91, 375 Vibrato, 203 Voices, 187-191 Volume control, SID, 186

WAIT statement, 13-14, 34, 92, 375

XOR, (see WAIT statement), 13-14 X index register, 213, 223-224

Y index register, 214, 223-224

Z-80, (see CP/M) Zero page, 221-222, 358-359

486 INDEX

COMMODORE 64 QUICK REFERENCE CARD

ERCOOL

SIMPLE VARIABLES

Type	Name	Kange
Real	XY	± 1.70141163E+38
		± 2.93873588E-39
Integer	XY%	= 32767
String	XY\$	C to 255 characters
X is c le	tter (A-L)), Y is a letter or number (0-9). Variable names
can be n nized	nore that	n 2 characters, but only the first two are recog-

ARRAY VARIABLES

Name
XY(5)
XY(5,5)
XY(5,5,5)

Arrays of up to elever elements (subscripts 0-10) con be used where needed. Arrays with more than eleven elements need to te DWensioned.

ALGEBRAIC OPERATORS

= Assigns value to variable

- Negation
- Exponentiation
 Multiplication
- / Division Addition
- Subtraction

RELATIONAL AND LOGICAL OPERATORS

=	Equal
<>	Not Equal To
<	Less Than
>	Greater Than
< =	Less Then or Equal To
>-	Greater Than or Equal To
NOT	Legical "Not"
AND	Logical "Ane"
OR	Logical "Or"
France	esting equals 1 if true () if false

SYSTEM COMMANDS

LOAD 'NAME"	loads a program from tage
SAVE "NAME"	Saves a program on tape
ICAD 'NAME',8	Loads a program from disc
SAVE "NAME",8	Saves a program to disk
VERIFY "NAME"	Verifies that program was S/WEd without errors
RUN	Executes a program
RUN ALA	Executes program starting at line
STOP	Holts execution
END	Ends execution
CONT	Continues program execution from
	line where program was haited
PEEK(X)	Returns contents of memory location X
POKE K,Y	Changes contents of location X to value Y
SYS XXXXX	Jumps to execute a machine language program, starting at exexx
WAIT X,Y,Z	Program works until contents of
	location X, when EORed with Z and
	ANDed with Y, is nonzero.
USR(X)	Passes value of X to a machine
	language subroutine

EDITING AND FORMATTING COMMANDS

1

LIST	Lists entire program
LIST A-B	Lists from line A to line B
REM Message	Comment message can be listed but is ignored during program execution
TAB(X)	Used in PRINT statements. Spaces X positions on screen

SPC(A)	-KINIS A LIGHAS ON THE
POS(X)	Returns current cursor position
CLR/HOME	Positions cursor to left corner of
	screen
SHIFT CIR/HOME	Clears screen and places cursor in
	"I lone" position
SHIFT INST/DEL	nieffs space at current cursor
	position
INST/DEL	Deletes character at current cursor
	position
CTRI	When used with numeric color key.
	selects text color. May be used in
	PRINT statement.
CRSR Keys	Moves cursor up, down, left, right
	un suleen
Commodore Key	When used with SHIFT selects
	between upperflower case and
	gruphi, display mode.
	When used with numeric color key.
	selects optional text color

JURNIE, Y blocks on line

ARRAYS AND STRINGS

DIM AIX, Y,Z)	Sets maximum subscripts for A:
	reserves space for (X+1)*(Y+1)*(Z+1)
	elements starting at A(0,0.0)
LEN (X\$)	Returns number of characters in XS
STR\$(X)	Returns numeric value of X,
	converted to a string
WAL(X\$)	Returns numeric value of AS, up to
	first nonnumeric character
CHR\$(X)	Returns ASCII character whose code is X
ASCIXS)	Returns ASCII code for first
	character of X\$
LEFTS(AS,X)	Returns lefirmost X characters of A\$
RIGHTS(AS, X)	Returns rightmost X characters of AS
MIDS(AS, X, Y)	Returns Y characters of A\$
	storting at character X
INPUT/OUTPUT	COMMANDS
INPUT AS OR A	PRINTs '?' on screen and waits for
	user to enter a string or value
INPUT "ABC",A	PRINT: message and waits for user
	to enter value. Can also INPUT AS
GET A\$ or A	Waits for user to type one-
	I DETINAL AND A

	character value, no kelokik reeded
DAIA A,"B",L	Initializes a set of values that
READ AS or A	Assigns next DATA value to A\$ or A
RESTORE	Resets cara pointe: to start READing the DATA list again
PRINT "A- ";A	PRINTs string 'A= ' and value of A ',' suppresses spaces - ',' tabs dara
	to next field.

PROGRAM FLOW

GOIO X	Branches to line X
IF A=3 THEN 10	IF assertion is true THEN execute
	following part of statement. IF
	talse, execute next line number
FOR A=1 TO 10	Executes all statements between FOR
STEP 2 . NEXT	and corresponding NEXT, with A
	going from 1 to 10 by 2. Step size
	is 1 unless specified
NEXT A	Defines end of loop. A is optional
GO5UB 2000	Branches to subroutine starting at
	line 2000
RETURN	Marks end of subroutine. Returns to
	statement following most recent
	GOSUB
ON X GOTO A,B	Bronches to Xth line number on
	list. If X = 1 branches to A, etc.
ON X GOSUB A,B	Branches to subroutine at Xth line
	rumber in list

ABOUT THE COMMODORE 64 PROGRAMMER'S REFERENCE GUIDE ...

Game cartridge compatibility ... spectacular sound ... arcade style graphics ... and high caliber computing capabilities make the Commodore 64 the most advanced personal computer in its class for home, business and educational use.

The COMMODORE 64 PROGRAMMER'S REFERENCE GUIDE tells you everything you need to know about your Commodore 64. The perfect companion to your Commodore 64 User's Guide, this manual presents detailed information on everything from graphics and sound to advanced machine language techniques. This book is a must for everyone from the beginner to the advanced programmer.

For the beginner, the most complicated topics are explained with many sample programs and an easy-to-read writing style. For the advanced programmer, this book has been subjected to heavy pre-testing with your needs in mind. And it's designed so that you can easily get the most out of your Commodore 64's extensive capabilities.



Commodore Business Machines, nc. – Computer Systems Division, 487 Devon Perk Drive, Wayne, PA 19087.

DISTRIBUTED BY

Howard W. Sams & Co., Inc. 4300 W. 62nd Street, Indianapolie, Indiana 46268 USA

\$19.95/22056

ISBN 0-672-22056-3