Toshiba Integrated Circuit, Technical Data: T6721A, T6772, T6684. CēMOS Voice Synthesizing LSI, 1 Nov. 1983; revised 1 Jun. 1984. | |
../ | [Parent directory] |
Date | Size | Filename | Description | |
---|---|---|---|---|
2000-02-25 | 24807 | 6721-35.gif | title page | |
2000-02-25 | 64238 | 6721-36.gif | general | |
2000-02-25 | 36407 | 6721-37.gif | general (cont.) | |
2000-02-25 | 52348 | 6721-38.gif | configuration, CPU interface | |
2000-02-25 | 67211 | 6721-39.gif | manual interface; block diagram | |
2000-02-25 | 52454 | 6721-40.gif | specifications | |
2000-02-25 | 49774 | 6721-41.gif | ||
2000-02-25 | 64036 | 6721-42.gif | operation under CPU control | |
2000-02-25 | 46633 | 6721-43.gif | ||
2000-02-25 | 64219 | 6721-44.gif | commands | |
2000-02-25 | 59934 | 6721-45.gif | ||
2000-02-25 | 56010 | 6721-46.gif | ||
2000-02-25 | 86947 | 6721-47.gif | list of commands | |
2000-02-25 | 84215 | 6721-48.gif | ||
2000-02-25 | 39085 | 6721-49.gif | timing diagrams | |
2000-02-25 | 73352 | 6721-50.gif | ||
2000-02-25 | 78624 | 6721-51.gif | ||
2000-02-25 | 37597 | 6721-52.gif | more timing diagrams | |
2000-02-25 | 45671 | 6721-53.gif | ||
2000-02-25 | 53120 | 6721-54.gif | setting the ROM addresses | |
2000-02-25 | 74681 | 6721-55.gif | ||
2000-02-26 | 48822 | 6721-56.gif | -BSY output | |
2000-02-27 | 40614 | 6721-57.gif | -BSY timing | |
2000-02-27 | 84510 | 6721-58.gif | power on transient status period | |
2000-02-27 | 46939 | 6721-59.gif | -EOS output | |
2000-02-27 | 64625 | 6721-60.gif | ||
2000-02-27 | 58953 | 6721-61.gif | operation under manual control | |
2000-02-28 | 65154 | 6721-62.gif | ||
2000-02-28 | 51987 | 6721-63.gif | ||
2000-02-28 | 52636 | 6721-64.gif | dedicated mask ROM | |
2000-02-28 | 74792 | 6721-65.gif | pin description & pin connections | |
2000-02-28 | 70451 | 6721-66.gif | pin description & pin connections (cont.) | |
2000-02-28 | 42461 | 6721-67.gif | pin description & pin connections (cont.) | |
2000-02-28 | 65381 | 6721-68.gif | pin description & pin connections (T772, T6684) | |
2000-02-28 | 50015 | 6721-69.gif | pin connections, DIP 42 pin, FP 56 pin | |
2000-02-28 | 44956 | 6721-70.gif | pin connections, DIP 28 pin, FP 43 pin | |
2000-02-28 | 71636 | 6721-71.gif | system configuration diagram | |
2000-02-28 | 55191 | 6721-72.gif | system configuration diagram (cont.) | |
2000-02-28 | 68878 | 6721-73.gif | sample schematic diagram for manual control | |
2000-02-28 | 53194 | 6721-74.gif | sample schematic diagram for manual control | |
2000-02-28 | 66235 | 6721-75.gif | electrical characteristics; T6721A AC characteristics | |
2000-02-28 | 36902 | 6721-76.gif | definition of T6721A AC characteristics | |
2000-02-28 | 95677 | 6721-77.gif | T6721A DC characteristics | |
2000-02-28 | 79180 | 6721-78.gif | T6772 DC characteristics | |
2000-02-28 | 61483 | 6721-79.gif | outline drawing, 56 pin flat package | |
2000-02-28 | 54622 | 6721-80.gif | outline drawing, 43 pin flat package | |
2000-02-28 | 48380 | 6721-81.gif | outline drawing, 28 pin dual-in-line package | |
2000-02-28 | 55547 | 6721-82.gif | outline drawing, 42 pin dual-in-line package |
[FTP://NIC.FUNET.FI/pub/cbm/documents/chipdata/t6721/ | SunSITE ftp | SunSITE http]
[email protected]
(C) 2002 - 2008 Up & Running Technologies
Incorporated If you want to use any images or text from this site you must get written approval first. Click HERE to send an email request explaining your intended usage. |