Table-based version

Directory /pub/cbm/documents/chipdata/650x/

Commodore Semiconductor Group: NMOS 6500 Series Microprocessors


../
[Parent directory]

650x-01.gif
features; members of the microprocessor family
650x-02.gif
internal architecture
650x-03.gif
electrical characteristics
650x-04.gif
clock timing
650x-05.gif
1 MHz clock timing
650x-06.gif
3 MHz clock timing
650x-07.gif
signal description. According to William Levak, there is an error under the heading "Non-Maskable Interrupt (NMI)". About the middle of the paragraph is the line: "NMI also requires an external 3K register to VCC for proper wire-OR operation." This, of course, should say resistor and not register.
650x-08.gif
addressing modes; instruction set
650x-09.gif
programming model; instruction set op-codes
650x-10.gif
pin configuration: 6502, 6503, 6504, 6505
650x-11.gif
pin configuration: 6506, 6507, 6512
650x-12.gif
pin configuration: 6513, 6514, 6515

[FTP://NIC.FUNET.FI/pub/cbm/documents/chipdata/650x/ | SunSITE ftp | SunSITE http]

[email protected]

Hosted by www.commodore.ca.

To return to the main site, click
Products, History, Gallery, Manuals, Downloads, Links, Arcade and Forum

 

(C) 2002 - 2008 Up & Running Technologies Incorporated
If you want to use any images or text from this site you must get written approval first.  Click HERE to send an email request explaining your intended usage.